How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models

Similar documents
How Return Loss Gets its Ripples

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Lecture 2: Signals and Transmission Lines

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Burn-in & Test Socket Workshop

Taking the Mystery out of Signal Integrity

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Data Mining 12-Port S- Parameters

A Simplified QFN Package Characterization Technique

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures

Guide to CMP-28/32 Simbeor Kit

PCB Routing Guidelines for Signal Integrity and Power Integrity

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

Demystifying Vias in High-Speed PCB Design

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

Aries Kapton CSP socket

Effect of slots in reference planes on signal propagation in single and differential t-lines

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals

Barry Olawsky Hewlett Packard (1/16/2007)

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Aries QFP microstrip socket

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Design of optimal differential viaholes for 6-plane board

Five Emerging Technologies that will Revolutionize High Speed Systems

Minimization of Reflection from AC Coupling Capacitors

Validation & Analysis of Complex Serial Bus Link Models

PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

Practical Analysis of Backplane Vias

High Speed Characterization Report

Signal Integrity

DDR4 memory interface: Solving PCB design challenges

Relationship Between Signal Integrity and EMC

Optimizing Design of a Probe Card using a Field Solver

High Speed Characterization Report

Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices

SAS-2 Transmitter/Receiver S- Parameter Measurement (07-012r0) Barry Olawsky Hewlett Packard (1/11/2007)

High Speed Characterization Report

Advanced Signal Integrity Measurements of High- Speed Differential Channels

High Speed Characterization Report

The Facts about the Input Impedance of Power and Ground Planes

Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

High Speed Characterization Report

High Speed Characterization Report

The Effect of Radiation Losses on High Frequency PCB Performance. John Coonrod Rogers Corporation Advanced Circuit Materials Division

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Calibration and De-Embedding Techniques in the Frequency Domain

SERDES High-Speed I/O Implementation

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Advanced Product Design & Test for High-Speed Digital Devices

Agilent Technologies High-Definition Multimedia

Minh Quach. Signal Integrity Consideration and Analysis 4/30/2004. Frequency & Time Domain Measurements/Analysis

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

Dramatic Noise Reduction using Guard Traces with Optimized Shorting Vias

High Speed Characterization Report

High Speed Characterization Report

SET2DIL: Method to Derive Differential Insertion Loss from Single- Ended TDR/TDT Measurements

DesignCon East Feasibility of 40 to 50 Gbps NRZ Interconnect Design for Terabit Backplanes

WMB-7: MTT-S Workshop on Filter II: Practical Aspects of Microwave Filter Design and Realization

Designing external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog.

FIBRE CHANNEL CONSORTIUM

25Gb/s Ethernet Channel Design in Context:

Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond

Jacques Audet VE2AZX ve2azx.net

Approach for Probe Card PCB

A Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients

Making Sense of Laminate Dielectric Properties By Michael J. Gay and Richard Pangier Isola

Probe Card Characterization in Time and Frequency Domain

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

The Challenges of Differential Bus Design

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Ensuring Signal and Power Integrity for High-Speed Digital Systems

Amphenol AssembleTech. Contents. SlimSAS LP Cable Assemblies. Amphenol AssembleTech Technical Datasheet

Understanding the Fundamental Principles of Vector Network Analysis. Application Note

High Speed Characterization Report

FMD EMI Input Filters

3 GHz Wide Frequency Model of Surface Mount Technology (SMT) Ferrite Bead for Power/Ground and I/O Line Noise Simulation of High-speed PCB

Intro. to PDN Planning PCB Stackup Technology Series

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

SA18N-20 DATA SHEET. 20 db Fixed Attenuator N Male To N Female Up To 18 GHz Rated To 2 Watts With Passivated Stainless Steel Body.

EBERT 1504 Pulse Pattern Generator and Error Detector Datasheet

Design and experimental realization of the chirped microstrip line

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Design Insights from Electromagnetic Analysis of Interconnects

Keysight MOI for USB Type-C Connectors & Cable Assemblies Compliance Tests (Type-C to Legacy Cable Assemblies)

ANALYSIS OF BROADBAND GAN SWITCH MODE CLASS-E POWER AMPLIFIER

Department of Electrical Engineering University of North Texas

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

Preliminary Users Manual for the Self Contained Return Loss and Cable Fault Test Set with Amplified Wideband Noise Source Copyright 2001 Bryan K.

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

Design of a BAW Quadplexer Module Using NI AWR Software

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

The Three Most Confusing Topics in Signal Integrity

Transcription:

Slide -1 Bogatin Enterprises and LeCroy Corp No Myths Allowed Webinar Time before start: How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises a LeCroy Company Downloaded handouts from, recent publications: PPT-NMA-855 Fall 211 Slide -2 Overview S-parameters as a black box behavioral model Root cause analysis: a powerful methodology Four common patterns and their possible root cause A Pop Quiz

Slide -3 For More Information Recent Publications My Blog: What I learned this month Class schedule Boston: Sept 28-29 Published by Prentice Hall, 29 Hyderabad: Oct 1-11 Bangalore: Oct 13-14 Singapore: Oct 18 Penang: Oct 2 Shah Alam: Oct 21 San Jose: Nov 8-1 Slide -4 Hands on Labs in All Bogatin Enterprises Classes (simulation software and lab exercises provided) Quite Universal Circuit Simulator (QUCS) Circuit Simulator: transient, frequency domain, S-parameter LeCroy s SI Studio S21 S11 S-parameter viewer Simulate eye diagrams from channel S- parameters Serial data analysis

Slide -5 A Special Thank you for all Webinar Attendees 1% discount to any Boston or San Jose, Bogatin Enterprises class: SPSI, Sept 28, 211, Boston DPD, Sept 29, 211, Boston EPSI, Nov 8-9, 211, San Jose SPSI, Nov 1, 211, San Jose Use discount code NMA119A when registering online at Slide -6 The Real World: Interconnects are Not Transparent TX RX Driver Package Board Backplane Board Package Receiver 1. We use S-parameters to describe the behavior of the interconnects 2. We can answer some why questions from the S-parameters

Slide -7 Characterize an Interconnect by How Precision Reference Signals Scatter Off a DUT Time Domain t Incident Wave Transmitted wave t Frequency Domain TDR S11 parameter = waveform out from a port waveform in to a port TDT S21 Slide -8 What are S-Parameters? A collection of scattered responses (at every frequency): Reflected sine waves S 11 = sine wave out from port 1 sine wave into port 1 Magnitude and Phase or Transmitted sine waves S 21 = sine wave out from port sine wave into port 1 2 Real, and Imaginary Stored in a special format: Touchstone file.s1p: scattered data from 1 port.s2p: scattered data from 2 ports Freq units are MHz S-parameters db and degrees Reference Z 5 ohm

Slide -9 System Simulation with S-Parameter Behavioral Black Box Models TL1 TL3 TL5 V1 U1 1 2 CMOS,3.3V,FAST J2 Port1 Port2 Port3 Port4 m1_1234.s4p 83.5 ohms 447.547 ps 3. in Stackup TL2 TOP BO... 83.5 ohms 447.547 ps 3. in Coupled Stackup TL4 J3 Port1 Port2 Port3 Port4 m1_1234.s4p 83.5 ohms 447.547 ps 3. in Stackup TL6 J4 Port1 Port2 Port3 Port4 m1_1234.s4p U2 1 2 CMOS,3.3V,FAST 83.5 ohms 447.547 ps 3. in Stackup 83.5 ohms 447.547 ps 3. in Stackup 83.5 ohms 447.547 ps 3. in Stackup Differential Response, db -1-2 -3-4 1 2 3 4 5 6 7 8 9 1 Differential Response -1-2 -3-4 1 2 3 4 5 6 7 8 9 1 freq, GHz Differential Response, db -1-2 -3-4 1 2 3 4 5 6 7 8 9 1 freq, GHz freq, GHz Turn S-parameter Behavioral Model into a SPICE compatible model using pole-zero model of S- parameters which any SPICE can use: 5 Gbps @ RX broad band SPICE : Simbeor, HyperLynx, ADS, Sigrity, SiSoft Slide -1 Opening the Lid to the Black Box What treats lay within?

Slide -11 Fastest Way to Solve a Problem is to Identify its Root Cause If you have the wrong root cause, you will only fix the problem by luck Slide -12 Don t Think Frequency or Time Domain, Think Frequency AND Time Domain Single ended S-parameters Frequency Domain Measurement Differential S-parameters Circuit simulation Electromagnetic simulation Single ended T-parameters Time Domain Differential T-parameters

Slide -13 2 Port S-Parameters Magnitude and phase Detector Applies to single-ended and differential S-parameters V source ~ 5Ω Transparent interconnect: S11: large, negative db S21: small, negative db Z = 5Ω DUT S11: Return loss Z = 5Ω It is the reflected signal Impedance mismatch from 5 ohms throughout the interconnect A little about losses S21: Insertion loss It is the transmitted signal Impedance mismatches throughout the interconnect Losses 5Ω magnitude/ phase detector Slide -14 Four Important Patterns in S11, S21 Ripples in S11, sometimes in S21: reflections Monotonic drop in S21: losses Broad dips: ¼ wave stub resonances Sharp dips (hi Q), coupling to resonances Insertion loss return loss Insertion loss

Slide -15 How Reflections Result in Return, Insertion Loss Ripples min S11 Z < 5 Ohms 5 Ω 5 Ω S21 When Len << ¼ λ max S21 At low frequency ALL interconnects are transparent S11 When Len << ¼ λ Reflections from front and back, 18 deg out of phase No net reflection, all transmitted waves in phase and add S11 large negative db, S21 nearly db Slide -16 When Len = ¼ λ, S21 Lowest, S11 Highest Z < 5 Ohms S21 min S11 max S11 When Len << ¼ λ When Len = 1/4 λ ¼ + + max S21 ¼ ¾ min S21 When Len = ( x n + ¼ ) λ Max S11, min S21 S11

Slide -17 When Z 5 Ohms, Multiple Reflections From The Terminations Cause Ripples Z < 5 Ohms S21 min S11 max S11 min S11 1 When Len << ¼ λ When Len = 1/4 λ + ¼ + When Len = λ max S21 ¾ ¼ + 1 + 1 min S21 max S21 When Len = n x λ Reflected waves from front and back subtract Minimum reflected signal Transmitted waves all in phase, S21 max As frequency increases, insertion, return loss increase, decrease Longer distance between reflections, shorter the frequency between high and low Larger the impedance difference, the larger the modulation S11 Slide -18 Attenuation and Insertion Loss In real interconnects, amplitude drops off exponentially with distance V d α α d 2 out( ) in in nepers/len V d = V e = V 1 db/len out S21= Vin V out S21[ in db] = 2 x log = α [ db / in] x d= attenuation Vin S21 is attenuation when terminations are matched and there is no coupling out of the transmission line d

Slide -19 Estimating Attenuation per Length in 5 Ohm Interconnects 1 attenlen = f + 2.3 x f x Df x Dk w atten Len GHz ~ ( 2.3 x Df x Dk ) ~.1dB / inch / GHz db/inch w = line width in mils f in GHz Dk = dielectric constant Df = dissipation factor Measured attenuation from two different transmission lines w = 5 mils Dk = 4 Df =.2 Simple estimate matches measured behavior ok Never sign off on a design based on a rough estimate Slide -2 The ¼ Wave Stub Resonance TD, Len stub Len TD= 6 in nsec 2 x TD When 2 x TD = cycle, minimum received signal TD = ¼ cycle: the quarter wave resonance 1 1 TD= 4 f res f res 1 1 = 4 TD 1.5 = Len f in GHz Len in inches Example: Len =.5 inch, f res = 3 GHz

Slide -21 ¼ Wave Resonance in the Frequency Domain Len stub Stub length =.5 inches f res 1 1 = 4 TD 1.5 = Len Stub.5 inches long f res = 3 GHz Where does the energy go? S21 S11 If Nyquist = 3 GHz, no eye at BR = 6 Gbps Slide -22 Measured Insertion Loss with and without Via Stub in a ¼ inch Thick Backplane No via stub in the channel.2 inch via stub 7.5 GHz f res 1.5 1.5 = = = 7.5 GHz Len.2

Slide -23 Coupling to Hi-Q Resonances What are hi-q resonators? Any floating metal (copper fill) Plane cavities Slide -24 Via to Cavity Coupling in a 4 Layer Board 3.25 inches.8 inches 1.187 inches.8 inches 12 GHz f res = = Dk 2 x Len 3 GHz Len S21 wo return vias Plane resonances expected: Len = 3.25 in f res =.92 GHz Len = 1.187 in f res = 2.5 GHz Len =.8 in f res = 3.75 GHz

Slide -25 Four Important Patterns in S11, S21 Ripples in S11, sometimes in S21: reflections Monotonic drop in S21: losses Broad dips: ¼ wave stub resonances Sharp dips (hi Q), coupling to resonances Insertion loss return loss Insertion loss Slide -26 Pop Quiz: What Causes the Higher Loss? Measured SDD21 for 2 differential pairs, up to 1 GHz Same measurement, but up to 2 GHz Dip at 14 GHz Looks like bottom (blue) line has more SDD21 than top (red) line. What causes the higher attenuation? -Conductor loss from surface roughness? - Poor copper plating - High Df in one layer -??? What causes the large dip? - Stub resonance? - Mode conversion? - Resonant coupling to other structures? - Bloch waves and glass weave? - Dielectric absorption resonance? Data courtesy of Bob Haller, Enterasys Which S-parameters might have the answers?

Slide -27 Could it Be Mode Conversion? SDD21 SDD11 SCD11 Mode conversion terms: SCD11, SCD21 SCD21 SDD11 shows reflected energy SCD11 shows mode conversion reflected SCD21 shows mode conversion transmitted Slide -28 Get in the habit of looking inside S- parameters Summary You can observe a lot by watching, Yogi Berra Look for the four patterns Ripples Monotonic drop Broad dips Sharp dips This has been just a tip of the iceberg look at data mining S- parameters

Slide -29 Slide -3 For More Information Recent Publications My Blog: What I learned this month Class schedule Boston: Sept 28-29 Published by Prentice Hall, 29 Classes with Hands on Labs: Quite Universal Circuit Simulator (QUCS) LeCroy s SI Studio S21 S11 Hyderabad: Oct 1-11 Bangalore: Oct 13-14 Singapore: Oct 18 Penang: Oct 2 Shah Alam: Oct 21 San Jose: Nov 8-1