Data Sheet _ R&D. Rev Date: 8/17

Similar documents
Silicon Interposers enable high performance capacitors

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

Flip-Chip for MM-Wave and Broadband Packaging

Brief Introduction of Sigurd IC package Assembly

Electroless Bumping for 300mm Wafers

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

2.5D Platform (Examples of products produced to date are shown here to demonstrate Amkor's production capabilities)

Advances in stacked-die packaging

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

TCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC)

A Low-cost Through Via Interconnection for ISM WLP

Processes for Flexible Electronic Systems

Application Note AN-1011

Fraunhofer IZM - ASSID

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Manufacturing Development of a New Electroplated Magnetic Alloy Enabling Commercialization of PwrSoC Products

An innovative plating system

Design and Development of True-CSP

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Through Glass Via (TGV) Technology for RF Applications

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Chapter 2. Literature Review

B. Flip-Chip Technology

The 3D Silicon Leader

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

"Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers"

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

The Future of Packaging ~ Advanced System Integration

Organic Packaging Substrate Workshop Overview

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates

Packaging Technology and Design Challenges for Fine Pitch Cu Pillar and BOT (Bond on Trace) using Thermal Compression Bonding

!"#$"%&' ()#*+,-+.&/0(

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES

Thinning of IC chips

EMBEDDED ACTIVE DEVICE PACKAGING TECHNOLOGY FOR REAL DDR2 MEMORY CHIPS

Figure 1. FCBGA and fccsp Packages

Challenges and More Challenges SW Test Workshop June 9, 2004

سمینار درس تئوری و تکنولوژی ساخت

SESUB - Its Leadership In Embedded Die Packaging Technology

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th

Tape Automated Bonding

Advanced High-Density Interconnection Technology

Encapsulated Wafer Level Chip Scale Package (ewlcsp ) for Cost Effective and Robust Solutions in FlexLine

Characterization of a Thick Copper Pillar Bump Process

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

alpha Stencils Ultra-high precision stencils for semi conductor manufacturing ALPHA Flux WLCSP Flux deposition stencils

Fabricating 2.5D, 3D, 5.5D Devices

Co-design for Low Warpage and High Reliability in Advanced Package with TSV- Free Interposer (TFI)

EUFANET Toulouse conferences, November 28th-29th, 2011 Stéphane Bellenger, IPDiA

New Approaches to Develop a Scalable 3D IC Assembly Method

Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices

Advanced Embedded Packaging for Power Devices

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

IMAGE SENSOR EVOLUTION AND ENABLING 3D TECHNOLOGIES

Enabling concepts: Packaging Technologies

10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Electronic Costing & Technology Experts

Flip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils

Electrical Test Vehicle for High Density Fan-Out WLP for Mobile Application. Institute of Microelectronics 22 April 2014

2007-Novel structures of a MEMS-based pressure sensor

Flip chip Assembly with Sub-micron 3D Re-alignment via Solder Surface Tension

SFC3.3-4 Low Voltage ChipClamp ΤΜ Flip Chip TVS Diode Array

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

Inductors In Silicon Based on SU-8 Enhanced Silicon Molding Technique for Portable Electronics

ARCHIVE Brandon Prior Senior Consultant Prismark Partners ABSTRACT

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing

Deliverable 3.1 Passive Components Fabrication

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

FPF1320 / FPF1321 IntelliMAX Dual-Input Single-Output Advanced Power Switch with True Reverse-Current Blocking

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

New Wave SiP solution for Power

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

Market and technology trends in advanced packaging

Laser Solder Attach for Optoelectronics Packages

mcube WLCSP Application Note

A Technique for Improving the Yields of Fine Feature Prints

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

Ultra-thin Die Characterization for Stack-die Packaging

Development of Pixel Detectors for the Inner Tracker Upgrade of the ATLAS Experiment

NEW PACKAGING AND INTERCONNECT TECHNOLOGIES FOR ULTRA THIN CHIPS

SWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing

NPA100-D GHz GaN 20W Power Amplifier. Product Description: Key Features:

Substrates Lost in Translation

Chemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition

Fine Pitch Cu Pillar Assembly Challenges for Advanced Flip Chip Package

SOLDER BUMP FLIP CHIP BONDING FOR PIXEL DETECTOR HYBRIDIZATION

International SEMATECH Wafer Probe Benchmarking Project WAFER PROBE ROADMAP. Guidance For Wafer Probe R&D Resources Edition

The Problems. Spheretek Wafer Bumping The Low Cost and Reliable Solution to Production Wafer Packaging

3D Integration developments & manufacturing CEA-LETI. D. Henry CEA-Leti-Minatec

Chapter 11 Testing, Assembly, and Packaging

Integrated Photonics using the POET Optical InterposerTM Platform

Transcription:

Data Sheet _ R&D Rev Date: 8/17

Micro Bump In coming years the interconnect density for several applications such as micro display, imaging devices will approach the pitch 10um and below. Many research centers across the globe are working to achieve the assembly at finer pitch. Making interconnects such as Cu-solder bonding, Cu-Cu bonding etc. are normally proposed. LBs has been developed Cu/SnAg bump due to low bonding temperature, high yield and high resistance toward electro-migration. Fine pitch micro bump (Cu/SnAg) Develop status : Micro bump of 10um pitch developed in 1 st Quarter of 2017. Developed device design Max bump height : 6~10um Min. bump pitch : 10um bump width : 6um bump to bump space : 4um 2

Thick RDL In general, Cu plating thickness more than 10um is called Thick RDL(Redistribution Layer) for WLCSP device. Normally, Power management WLCSPs requires higher currents it means that more thicker re-distribution thickness layer must be applied to satisfy the customer requirement. LBS is now already completed qualification for 20um RDL with one of our customer device. 10um standard RDL 20um Thick RDL Develop status : Qualification : Completed 20um of RDL on July 2017 and Now developing for 30um RDL and will be released in the end of 2017 Materials Information Polymeric Re-passivation : PI RDL (Redistribution layer) : Electroplated Copper up to 20um UBM : Electroplated Copper Ball Ball drop : SAC105, 305, 405 and LF35 Electroplated : Lead free solder (SnAg1.8%) Backside coating film : LC2850 3

Thin Wafer As electronics application has been reduced in size, integrated circuit (IC). Packaged devices should be reduced both in footprint and thickness of wafer. The main motivation for the development of smaller package is the demand for portable communications device. One of crucial issues in thinning wafer is wafer warpage problem after backgrind process especially for the device applied BSP(Back side Protection) material to enhance the chip strength. Key technology to develop thinned capability in the back-grind is how to handle wafer with low wafer warpage level or how to do the stabilize wafer handling capability after back grinding process. Less than 100um Wafer thinning without any wafer handling issue Wafer thinning high wafer warp Develop status : Developing less than 100um wafer thinning capability with BSP(Back side Protection) material in end of 2017 4

Thermal Simulation Overview To reduce product development cost and time, traditional prototyping and testing has largely been replaced in the last decade by a simulation-driven design process. Such a process, which reduces the need for expensive and time-consuming physical prototypes, allows engineers to successfully predict product performance with easy-to-modify computer models Detailed Models. Employs thermal modeling techniques using 6SigmaET thermal simulation software Main purpose to use thermal simulation Thermal simulation need to be used in three phases of a workflow; 1. To perform initial concept study 2. Optimization in the design phase 3. Verification of manufacturing data before mass production LBs provide thermal solution to optimize component level designs. 5

LCR Meter Overview LCR meter is a type of electronic test equipment used to measure the Inductance(L), Capacitance (C), Resistance (R) of an electronic component. Impedance measurement is important not only in passive components but also several type of bump processed wafer. Also giving it the ability to cover the electrical characterization and evaluation of material or virtually any other type of electronic device. Detailed Models & Key Features Key sight B1500A Semiconductor Analyzer - Range up to 200V / 1A & Minimum measurement resolution 10fA/2uV - Spot, sweep and more measurement capabilities, sampling (time domain)measurement from 100us - Pulse measurement from 500us pulse width Main purpose to use LCR meter 1. This is used to verify that the device is operating properly under the actual operating conditions of the circuit 2. It is used to quickly test any device or measure an approximation of device characteristic values 6

R&D Status of Each Product Line LBS Package Biz Roadmap 7