Single Supply Operation (+2V to +6V) Rail-to-Rail Analog Signal Dynamic Range Low On-Resistance (6Ω typ with V supply) Minimizes Distortion and Error Voltages On-Resistance Matching Between Channels,.Ω typ On-Resistance Flatness, <2 Ω typ Low Charge Injection Reduces Glitch Errors, Q = 6pC typ Replaces Mechanical Relays High Speed. t ON, 8ns typ. Low Crosstalk: -db @ MHz Low Off-Isolation: -7dB@ MHz Wide -3dB Bandwidth: 23 MHz High-Current Channel Capability: >ma TTL/CMOS Logic Compatible Low Power Consumption (.µw typ.) Small QSOP- Package Saves Board Area Applications Audio, Video Switching and Routing LAN Switches Telecommunication Systems Battery-Powered Systems PIA 12367891236789123678912123678912367891236789121236789123678912367891212367891236789123678912123678912 Ω. Ω Ω ON Functional Block Diagram, Pin Configuration and Truth Table 1 Decoder Vcc 1 NO1 1 2 3 1 1 13 NO 2 12 NO2 2 6 7 8 11 9 3 NO3 3 Ordering Information Part Number Package PIAW Narrow SOIC- PIAQ QSOP- Switches shown for logic "" input. = Normally Closed; NO = Normally Open 1
PIA Absolute Maximum Ratings Voltages Referenced to Gnd V CC...-.V to +7V V, V, V, V NO (Note 1)... -.V to Vcc +2V...or 3mA, whichever occurs first Current (any terminal except,no,)...3ma Current,, NO, (pulsed at 1ms, % duty cycle)... 12mA Thermal Information Continuous Power Dissipation Narrow SO & QSOP (derate 7mW/ º C above +7 º C).................... 6mW Storage Temperature.................... -6 º C to +1 º C Lead Temperature (soldering, s)................. +3 º C Note 1: Signals on, NO,, or exceeding Vcc or Gnd are clamped by internal diodes. Limit forward diode current to 3mA. Caution: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Electrical Specifications - Single Supply (V CC = ±%, = V, V H = 2.V, V L =.8V) Ω 2
PIA 12367891236789123678912123678912367891236789121236789123678912367891212367891236789123678912123678912 Electrical Specifications - Single Supply (continued) (V CC = + V ±%, = V, V H = 2.V, V L =.8V) Ω Notes: 1. The algebraic convention, where the most negative value is a minimum and the most positive is a maximum, is used in this data sheet. 2. Typical values are for DESIGN AID ONLY, not guaranteed or subject to production testing. Guaranteed by design R ΟΝ = R ΟΝ max R ΟΝ min Flatness is defined as the difference between the maximum and minimum value of on-resistance measured. 6. Leakage parameters are % tested at maximum rated hot temperature and guaranteed by correlation at +2ºC. Off Isolation = 2log [ V / (V NO or V ) ]. See figure Between any two switches. See figure Ω Ω Ω Ω µ µ 3
PIA Electrical Specifications - Single +3V Supply (V CC = +3V ±%, = V, V H = 2.V, V L =.8V) Ω µ
PIA 12367891236789123678912123678912367891236789121236789123678912367891212367891236789123678912123678912 Typical Operating Characteristics (T A =+2ºC, unless otherwise noted) R ON vs. V RON vs. V and Temperature Vcc = +2V CC R ON ( Ω W ) 3 2 +3V +7V (Ω) RON 12 8 A B C 1 2 3 6 7 V (V) 1 2 3 V ( V ) 2 Leakage Currents vs. Analog Voltage na Leakage Current vs. Temperature V CC = 1nA V CC = Leakage (pa) 8 I A(ON or IB(ON) I A(OFF) or IB(OFF) Leakage pa pa 1pA I (ON) I (OFF) -8.1pA - 1 2 3 N O, N C, V (V).1pA - 8 Temperature (ºC) ( C) º 1 Charge Injection vs. Analog Voltage - Crosstalk and Off-Isolation vs. Frequency Q-Charge Injection (pc) V CC = V V = 3V CC (db) -8-6 - -2 V CC = Off Isolation Crosstalk - 1 2 3 V (V) 1 2 6 8 2 6 8 2 Frequency (MHz)
PIA -1 Insertion Loss vs. Frequency Input Switching Threshold vs. Supply Voltage -2 Insertion Loss (db) -3 - - -6-3dB Point V, (V) 3 2-7 -8-9 V CC = R L = WΩ 1-1 3 6 3 6 3 Frequency (MHz) 3 6 7 V CC (V) 2 R ON vs. V and Single Supply 2 Switching Times vs. Temperature 2 1 t ON, t OFF (ns) 1 t ON, t OFF ton t OFF (ns) t ON t OFF 3 6 6. 7 V CC (V) - 8 Temperature (ºC) Supply Current vs. Temperature Supply Current vs. Input Switching Frequency 1 V CC = 2. 1.8 1.6 1. V CC = 1.2 (n A).1 I CC (ma) 1..8 Icc.1.6..1-8 Temperature ( C).2. 1 2 3 6 7 8 9 Frequency (MHz) 6
PIA 12367891236789123678912123678912367891236789121236789123678912367891212367891236789123678912123678912 Test Circuits/Timing Diagrams Switch Input Logic Input +3V* NO or Vcc R L Ω C L 1pF V OUT Logic Input Switch Output +3V V V % t r <2ns t f <2ns t OFF V OUT 9% 9% t ON C L CLUDES FIXTURE AND STRAY CAPACITAE R V OUT = V L NO ( R L + R ON ) LOGIC PUT WAVEFORMS VERTED FOR SWITCHES THAT HAVE OPPOSITE LOGIC * 1.V FOR 3V SUPPLY Figure 1. Switching Time V G Logic Input R G NO or C L 1nF V OUT V OUT OFF OFF ON ON V OUT OFF OFF Q = ( V OUT )(C L ) Figure 2. Charge Injection 7
PIA Test Circuits/Timing Diagrams (continued) nf nf Signal Generator dbm 1 N1 ΩΩ W Ω Analyzer W Ω or NO V or 2.V Analyzer V or 2.V WΩ 2 NO2 WΩ Figure Off Isolation Figure Crosstalk nf nf Capacitance Meter f = 1kHz or NO V or 2.V Capacitance Meter f = 1kHz or NO V or 2.V Figure Channel-Off Capacitance Figure 6. Channel-On Capacitance nf R g= W Ω or NO Vcc Vo R L WΩ Figure Bandwidth 8
PIA 12367891236789123678912123678912367891236789121236789123678912367891212367891236789123678912123678912 Applications Information Positive Supply Overvoltage Protection Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings may cause permanent damage to the devices. Always sequence on first, followed by V-, and then logic inputs. If power-supply sequencing is not possible, add two small signal diodes or two current limiting resistors in series with the supply pins for overvoltage protection (Figure 8). Adding diodes reduces the analog signal range, but low switch resistance and low leakage characteristics are unaffected. V g NO V- Figure Overvoltage protection is accomplished using two external blocking diodes or two current limiting resistors. SVGA R-G-B S-Video Connector RGB to Composite Encoder Y Composite C Sync R G B Sync PIA R or Luma.7V G or Composite.71V B or Chroma.28V H-Sync-.3V VGA Connector Select Composite Connector 9
PIA Ω Ω with an unsurpassed Ω Stereo Audio Input From DAC Stereo Audio Output kwω J1 J2 32WΩ Select Enable Z3 2.V Z 2.V Vcc -3V -V Z1 Z2 Z1/Z2 - Dual SMT V Zener 22kWΩ -3V Pericom Semiconductor Corporation 238 Bering Drive San Jose, CA 9131 1-8-3-2336 Fax (8) 3-1 http://www.pericom.com
Pericom Standard Packages and Dimensions HEIGHT PERI PACKAGE DRAWG JEDEC P PITCH LGTH WIDTH (max.) CODE TYPE NUMBER PUB 9 MILS MM MILS MM MILS MM MILS MM A TSSOP-8 PD-11 MO-13ED 2. 92 12. 2 6. 1 7 TSSOP-6 PD-12 MO-13EE 2. 1 2 6. 1 7 BQSOP- PD-129 MO-1BB 2. 39 9 1 8 79 2. B BQSOP-8 PD-12 MO-1AB. 39 9 1 8 79 2. BQSOP-8 PD-1211 MO-1BC 2. 87 2. 1 8 79 2. C SC7- PD-191 MO-23AA 8 2. 1. 3 3 1. FA TQFP-32 PD-181 MS-C/ABA 32.8 276 276 7 FB LQFP-32 PD-182 MS-C/BBA 32.8 276 276 63 1.6 LQFP-2 PD-183 MS-C/BCC 39 39 63 1.6 SSOP-1 PD-123 MO-1AB 2 6. 2 29 3 79 2. SSOP- PD-123 MO-1AC 2 6. 2 29 3 79 2. H SSOP-2 PD-12 MO-1AE 28 2 29 3 79 2. SSOP-2 PD-12 MO-1AG 32 2 29 3 79 2. SSOP-28 PD-12 MO-1AH. 2 29 3 79 2. J PLCC-32 PD- MO-2AE 1 11. 1 6 PLCC- PD-2 MO-7AC 69 1 69 1 18 7 K TSSOP-8 PD-132 MO-19AE. 38 8 173 TSSOP-6 PD-132 MO-19AF. 11. 3 173 TSSOP-8 PD-138 MO-13AA 118 173 TSSOP-1 PD-139 MO-13AB-1 197 173 L TSSOP- PD-13 MO-13AB 197 173 TSSOP-2 PD-1311 MO-13AC 26 6. 173 TSSOP-2 PD-1312 MO-13AD 37 8 173 TSSOP-28 PD-1313 MO-13AE 382 7 173 NA PBGA-26 PD-21 MO-11 63 2 63 2 138 LFBGA-11 PD-22 MO-2 31.8 63. 217 1. NB LFBGA-6 PD-23 MO-2 31.8 31 31 9 1. LFBGA-96 PD-2 MO-2 31.8 31 1 217 1. TFBGA-6 PD-2 MO-19B 2. 27 27 7 PDIP-8 PD-171 MS-1BA 2. 38 8 3 6 29 3 PDIP-1 PD-172 MS-1AA 2. 76 1 3 3 6 29 3 P PDIP- PD-173 MS-1AB 2. 76 1 3 3 6 29 3 PDIP-2 PD-17 MS-1AD 2.. 3 6 29 3 PDIP-2 PD-17 MS-1AF 2. 32. 3 6 29 3 PDIP-28 PD-176 MS-1AG 2. 13 3 3 3 6 29 3 QSOP- PD-121 MO-137AB 2.6 19 8 1 Q QSOP-2 PD-122 MO-137AD 2.6 3 6 1 QSOP-2 PD-123 MO-137AE 2.6 3 6 1 QSOP-28 PD-12 MO-137AF 2.6 39 9 1 R TSSOP-2 PD-131 N/ A 2.6 3 6 1 8 7 TSSOP-2 PD-132 N/ A 2.6 3 6 1 8 7 SOIC- PD- MS-13AA. 2 29 2 2.6 S SOIC-2 PD-6 MS-13AC 12. 7 29 2 2.6 SOIC-2 PD-7 MS-13AD 6 1 3 29 2 2.6 SOIC-28 PD-8 MS-13AE 7 1 8 29 2 2.6 T SOT23- PD-1911 EIAJ SC-7A 37.9 11 2. 9 6 1. 6 7 1. SOT23-6 PD-1912 EIAJ SC-7A 37.9 11 2. 9 6 1. 6 7 1. U MSOP-8 PD-11 MO-187AA 118 118 3 1. V SSOP-8 PD-11 MO-118A A 2.6 62 1 9 3 6 1 2.8 SSOP-6 PD-12 MO-118A B 2.6 72 1 3 6 1 2.8 SOIC-8 PD-1 MS-12AA 19 8 1 W SOIC-1 PD-2 MS-12AB 3 6 1 SOIC- PD- MS-12AC 39 9 1 Notes: 1. Dimensions are nominal and for reference only; specific min/max tolerances are available in the PD drawings, or per JEDEC Standard Outlines, Publication 9 Package height dimensions are maximum limits, from package top to the seating plane; length does NOT include mold flash of up to mils, depending on package type. 2. Assembly Materials: Leaded packages use Copper leadframe, spot silver plated~1µ inch in die attach area, semi-bright finish; adhesive Die Attach epoxy, gold wire thermosonic bonding, and epoxy novolac molding compound encapsulant. Lead finish is~8% Sn/1% Pb solder plate. BGA type packages use BT polymer substrate, adhesive die attach epoxy, gold wire thermosonic bonding, and epoxy novolac molding compound encapsulant. Solder balls are~63% Sn/37% Pb composition. Pericom reserves the right to substitute qualified and approved alternate materials when necessary, and which does not affect a products form, fit, function or reliability.