VLSI Chip Design Project TSEK06

Similar documents
VLSI Chip Design Project TSEK01

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

CMOS Design of Wideband Inductor-Less LNA

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

WIRELESS MICROPHONE. Audio in the ISM band

433MHz front-end with the SA601 or SA620

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

CHAPTER 1 INTRODUCTION

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Course Introduction

Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998

320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine

MAINTENANCE MANUAL TRANSMITTER/RECEIVER BOARD CMN-234A/B FOR MLSU141 & MLSU241 UHF MOBILE RADIO TABLE OF CONTENTS

SA828. SA828 All-in-One walkie-talkie module Description. SA828-U: U band, MHz SA828-V: V band, MHz

An Analog Phase-Locked Loop

ericssonz LBI-38640E MAINTENANCE MANUAL FOR VHF TRANSMITTER SYNTHESIZER MODULE 19D902780G1 DESCRIPTION

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 1a: Introduction

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Design and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

/$ IEEE

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

TSEK38 Radio Frequency Transceiver Design: Project work B

Maintenance Manual TRANSMITTER/RECEIVER BOARD CMN-233 FOR MLSH041

DESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

FM TRANSMITTERS TESTS

Fully integrated CMOS transmitter design considerations

A 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI

FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

Design of Single to Differential Amplifier using 180 nm CMOS Process

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY

ITT Technical Institute. ET275 Electronic Communications Systems I Onsite Course SYLLABUS

CMOS VCO DESIGN. Marin Hristov Hristov, Ivan Krasimirov Rashev, Dobromir Nikolov Arabadzhiev

LA1845NV. Monolithic Linear IC Single-Chip Home Stereo IC

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

COMM 704: Communication Systems

Overview and Challenges

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A CMOS Analog Front-End Circuit for MEMS Based Temperature Sensor

433MHz Single Chip RF Transmitter

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

A Low Phase Noise LC VCO for 6GHz

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

Design and Simulation Study of Active Balun Circuits for WiMAX Applications

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

High Voltage Operational Amplifiers in SOI Technology

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

EVB /915MHz Transmitter Evaluation Board Description

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

MP 4.2 A DECT Transceiver Chip Set Using SiGe Technology

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Exercise 1: RF Stage, Mixer, and IF Filter

NEW WIRELESS applications are emerging where

Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

DESIGN OF CMOS BASED FM QUADRATURE DEMODULATOR USING 45NM TECHNOLOGY

Applications: FM wireless audio, USB PC audio broadcasting, wireless microphones, maternal and child care.

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

Chapter 6. FM Circuits

Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

A 3-10GHz Ultra-Wideband Pulser

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

High-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters

Single chip 433MHz RF Transceiver

Mixed Signal Virtual Components COLINE, a case study

AVoltage Controlled Oscillator (VCO) was designed and

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Dual-Frequency GNSS Front-End ASIC Design

SiNANO-NEREID Workshop:

The New England Radio Discussion Society electronics course (Phase 4, cont d) Introduction to receivers

Sudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal

A Highly Integrated Dual Band Receiver IC for DAB

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

EVB /433MHz Transmitter Evaluation Board Description

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Transcription:

VLSI Chip Design Project TSEK06 Project Description and Requirement Specification Version 1.1 Project: 100 MHz, 10 dbm direct VCO modulating FM transmitter Project number: 4 Project Group: Name Project members Telephone E-mail Project leader and designer 1(5) Designer 2(5) Designer 3(5) Designer 4(5) Designer 5(5) Customer and Supervisor: Ted Johansson Office: B-house 3D:553, Phone: 070-6270237 Email: ted.johansson@liu.se

1 Background This document describes the design requirement specification of a direct VCO modulating FM Radio Transmitter. This simple transmitter can link your home entertainment system to a portable FM radio receive. For example, you can play a CD in your living room and listen to it on a portable radio in back yard. 1.1 Project Goal The project goal is to design an integrated circuit (IC) in complementary metal-oxide semiconductor (CMOS) technology. Students, participating in this project as project members and project leaders, should learn the different steps of the IC design flow. That includes the given system architecture analysis, simulation, layout implementation and verification. The project students have an optional choice to manufacture the designed IC circuit on a chip. To test the manufactured chips, another course (TSEK11) is available after the project. 1.2 Milestones and Deadline 1 Project selection January 19 2 Pre-study, project planning, and discussion with supervisor Week 3 3 High-level modeling design and simulation result (report) February 19 4 Gate/transistor level design and simulations result (report) 5 Layout, DRC, parasitic extraction, LVS, post-layout simulations, modification and chip evaluations. March 18 May 18 6 DEADLINE Delivery of the completed chip. May 23 7 DEADLINE, Final report, and oral presentation May 27 1.3 Parties The following parties are involved in this project: 1. Customer: Ted Johansson 2. Project supervisor: Ted Johansson Tasks: Formulates the project requirements Provides technical support Reviews the project documents. 3. Project leader: One of the members in the design team. Tasks: Responsible for organization of the team and the project planning. Divides the design and documentation work in an efficient way Organizes the team meetings as well as the meetings between the team and supervisor

Keeps the supervisor informed about the progress of the project (at least one email or meeting per week) 4. Project design members (including the project leader) Are equally responsible for project planning and design. Participate actively in all the meetings Support the team and the project leader Keep the team and project leader informed about the progress of their tasks. 2 Project Description 2.1 System Description The system block level diagram is shown in Figure 1. The complete system to be built should include the on-chip audio amplifier, low pass filter (LPF), pre-emphasis circuit (optional), phase-frequency detector, VCO (e.g. current steering amplifier based or current starved inverter based voltage controlled oscillator) and power amplifier. The off-chip components include microphone coupling circuit and matching circuit (if needed) for antenna. The core of transmitter is VCO whose centre frequency can be controlled by controlling the current through CSA (Current Steering Amplifier) or the current through current-starved inverter cells. This VCO do not need on-chip capacitor or inductor, although its phase noise performance is not as good as conventional VCO using inductor and varactors. The 2 nd most important component of design is the power amplifier. A linear class A amplifier is one candidate for this application (Razavi, RF Micro., Chap-12). However, a simple output buffer (class D) might also be used as the power amplifier in this case. The matching circuit can be resistor-capacitor circuit for simplicity. The more efficient matching circuits employ both L and C components. The MIC is ELECTRET Microphone with SNR better than 50dB. The headphone-mic set used with sound card of PC can also be used. Reference Figure 1: System Block diagram of 100 MHz, 10 dbm direct VCO modulating FM radio Transmitter.

2.2 Important Design Metrics Power Supply 3.3 V ±5% Transmitter Frequency Output Power Modulation Frequency Frequency Deviation Audio Input Sensitivity Spurious Emissions Total Power Consumption 100 MHz 10 dbm (10 mw) 100 Hz 5 khz (Audio) ± 75 khz 0.5 Vrms for +/- 75 khz Better than -45 dbc (with ref to carrier) 100 mw NOTE Most countries accept emission of 10 dbm in FM band including Sweden. So the maximum output power of transmitter is limited to 10 dbm (10 mw). This will give more than 100-200 meters of range with clear reception using typical commercial FM receiver. This is solely an educational project and no approval from any regulation agency is required to build and test this transmitter for educational purposes. 3 Area and Performance Requirements The table below summarizes the circuit performance requirements. Each requirement has its number, formulated text, and the given degree of priority. Three degrees of priority are used: high, medium, and low. High is a firm requirement with no possibility of relaxation, while medium requirements can be relaxed somewhat after good motivation.

Requirement Requirement Text Priority 1 Integrate as many components as possible on-chip High 2 Schematic and layout must be verified by simulation High 3 Simulated chip power consumption < 100 mw (3.3 V supply) Medium 4 Maximum transistor sizing < 200 µm Medium 5 Chip core area < 0.27 mm 2 High 6 Total project pin count: 12 High 7 Design technology is AMS 4-Metal 0.35-µm CMOS High 8 The most important system nodes should have off-chip access pins Medium 9 On-chip current densities < 1 ma/µm High 10 All requirements fulfilled in typical, slow, and fast process corners and for temperatures between 25 and 110 o C Medium 11 Power supply decoupling capacitors High

4 Available Resources Material given by the supervisor IEEE Xplore digital library, http://ieeexplore.ieee.org/, access given through LiU 4.1 Tools Circuit simulation and layout tools from Cadence, http://www.cadence.com/ 4.2 References Howard.C.Yang, A Low Jitter 0.3-165 MHz CMOS PLL Frequency Synthesizer for 3 V/5V operation, IEEE J of Solid State, 1997, Vol.32 Behzad Razavi, "Design of Analog CMOS Integrated Circuits", McGraw-Hill ISBN: 9780071188395 (PLL and CMOS amplifier Chapters) Behzad Razavi, "RF Microelectronics", Prentice Hall PTR, ISBN or 0132839415/9780132839419, 2012, (PLL, Power Amplifiers and Transmitter Chapters) It is highly recommended that students taking this project also take the course TSEK02 and TSEK03. For more literature references consult with your supervisor.