A 1.55 GHz to 2.45 GHz Center Frequency Continuous-Time Bandpass Delta-Sigma Modulator for Frequency Agile Transmitters

Similar documents
BANDPASS delta sigma ( ) modulators are used to digitize

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

GaN Power Amplifiers for Next- Generation Wireless Communications

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Simply configured Radio on Fiber link yielding positive gain for mobile phone system

VST 6 GHz RF Vector Signal Transceiver (VST)

Low-Power Pipelined ADC Design for Wireless LANs

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

Electro-Optical Performance Requirements for Direct Transmission of 5G RF over Fiber

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Using a design-to-test capability for LTE MIMO (Part 1 of 2)

Integrated Microsystems Laboratory. Franco Maloberti

Power Reduction in RF

HIGH SPEED CONTINUOUS-TIME BANDPASS Σ ADC FOR MIXED SIGNAL VLSI CHIPS

From 2G to 4G UE Measurements from GSM to LTE. David Hall RF Product Manager

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology Shahriar Shahramian Sorin P. Voinigescu Anthony Chan Carusone

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

3250 Series Spectrum Analyzer

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

MIT Wireless Gigabit Local Area Network WiGLAN

PERFORMANCE TO NEW THRESHOLDS

2008/09 Advances in the mixed signal IC design group

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

VIAVI VST. Data Sheet. 6 GHz RF Vector Signal Transceiver (VST)

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

A balancing act: Envelope Tracking and Digital Pre-Distortion in Handset Transmitters

A Business Case for Employing Direct RF Transmission over Optical Fiber In Place of CPRI for 4G and 5G Fronthaul

A 1.9GHz Single-Chip CMOS PHS Cellphone

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC

A VERY HIGH SPEED BANDPASS CONTINUOUS TIME SIGMA DELTA MODULATOR FOR RF RECEIVER FRONT END A/D CONVERSION K. PRAVEEN JAYAKAR THOMAS

A RF Transmitter Linearized Using Cartesian Feedback in CMOS 65nm for UMTS Standard

LTE: System Specifications and Their Impact on RF & Base Band Circuits Application Note

Radioelectronics RF CMOS Transceiver Design

Chapter 3 Communication Concepts

Keysight Technologies NB-IoT System Modeling: Simple Doesn t Mean Easy

LT GHz to 3.8GHz High Linearity Upconverting Mixer. Description. Features. Applications. Typical Application

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

Reinventing the Transmit Chain for Next-Generation Multimode Wireless Devices. By: Richard Harlan, Director of Technical Marketing, ParkerVision

Fully integrated CMOS transmitter design considerations

A Highly Integrated Dual Band Receiver IC for DAB

R&S CMW100 Communications Manufacturing Test Set Specifications

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

Digital predistortion with bandwidth limitations for a 28 nm WLAN ac transmitter

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Challenges in Designing CMOS Wireless System-on-a-chip

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

The Doherty Power Amplifier 1936 to the Present Day

RF POWER AMPLIFIERS. Alireza Shirvani SCV SSCS RFIC Course

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends

New RF-to-Digital Architectures for Broadband Communication Systems

Introduction to Envelope Tracking. G J Wimpenny Snr Director Technology, Qualcomm UK Ltd

Fiber-fed wireless systems based on remote up-conversion techniques

Efficiently simulating a direct-conversion I-Q modulator

R&S CMW100 Communications Manufacturing Test Set Specifications

Subminiature, Low power DACs Address High Channel Density Transmitter Systems

Millimeter-Wave Amplifiers for E- and V-band Wireless Backhaul Erik Öjefors Sivers IMA AB

Transmission Signal Quality Comparison of SCM and OFDM according to the Phase Noise Characteristics of the Local Oscillator

PXI LTE FDD and LTE TDD Measurement Suites Data Sheet

Another way to implement a folding ADC

A 65nm CMOS RF Front End dedicated to Software Radio in Mobile Terminals

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

Multi-standard challenges and solutions

802.11ax Design Challenges. Mani Krishnan Venkatachari

Digital Signal Analysis

A 3 8 GHz Broadband Low Power Mixer

High Speed & High Frequency based Digital Up/Down Converter for WCDMA System

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

Satellite Tuner Single Chip Simulation with Advanced Design System

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth

Local Oscillator Phase Noise Influence on Single Carrier and OFDM Modulations

Wireless Networks: An Introduction

A 420 W 100GHz-GBW CMOS Programmable-Gain Amplifier Leveraging the Cross-Coupled Pair Regeneration

A 2 Gbit/s 0.18 µm CMOS Front-End Amplifier. Integrated Differential Photodiodes

Appendix A Comparison of ADC Architectures

Constructing Complete Radio Frequency Receiver for LTE TDD Transceiver

Integrated Upconverter Design For WCDMA Transmitter Implemented In 90nm CMOS. Anosh B. Davierwalla

Self Calibrated Image Reject Mixer

IF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong

Features OBSOLETE. LO Port Return Loss db RF Port Return Loss db

High-Linearity CMOS. RF Front-End Circuits

PAR4CR: THE DEVELOPMENT OF A NEW SDR-BASED PLATFORM TOWARDS COGNITIVE RADIO

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

A GHz Highly Linear Broadband Power Amplifier for LTE-A Application

IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 47, NO. 10, OCTOBER

mmw to THz ultra high data rate radio access technologies

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Some Radio Implementation Challenges in 3G-LTE Context

ENVELOPE variation in digital modulation increases transmitter

FPGA SerDes Capability as Switch mode PA Modulator

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Transcription:

RMO2C A 1.55 GHz to 2.45 GHz Center Frequency Continuous-Time Bandpass Delta-Sigma Modulator for Frequency Agile Transmitters RFIC 2009 Martin Schmidt, Markus Grözing, Stefan Heck, Ingo Dettmann, Manfred Berroth Institute of Electrical and Optical Communications Engineering Stuttgart, Germany Dirk Wiegner, Wolfgang Templ Alcatel-Lucent, Bell Labs Stuttgart Stuttgart, Germany 1

Outline Motivation Class-S Transmitter CT BPDSM Design System Architecture Key Components Experimental Results Die Photo Single-Tone Measurements UMTS Measurements Measurement Summary Conclusion 2

3GPP Evolution and Effect on RF Transmitters Standard Channel Typical access crest factor of method clipped signal GSM TDM/FDM 0 db UMTS CDMA FDD 6 db CDMA450 CDMA 6 db LTE OFDMA >6 db 3

3GPP Evolution and Effect on RF Transmitters Standard Channel Typical access crest factor of method clipped signal GSM TDM/FDM 0 db UMTS CDMA FDD 6 db CDMA450 CDMA 6 db LTE OFDMA >6 db In future: Higher-order constellations More code channels/subcarriers at the same time for CDMA/OFDMA Transmission on several carriers at the same time High peak-to-average-power-ratio Low power efficiency for conventional architectures 3

3GPP Evolution and Effect on RF Transmitters Standard Channel Typical Carrier access crest factor of frequency method clipped signal (downlink) GSM TDM/FDM 0 db 900 MHz,1.8 GHz UMTS CDMA FDD 6 db 2.14 GHz,... CDMA450 CDMA 6 db 450 MHz LTE OFDMA >6 db 900 MHz, 1.8 GHz, 2.1 GHz, 2.6 GHz In future: Higher-order constellations More code channels/subcarriers at the same time for CDMA/OFDMA Transmission on several carriers at the same time High peak-to-average-power-ratio Low power efficiency for conventional architectures Many coexisting standards Refarming of frequency bands Need for a multi-band, multi-standard transmitter 3

Class-S Transmitter Conventional RF Transmitter Digital baseband processor LO 0 90 PA Filter + PA RF 4

Class-S Transmitter Conventional RF Transmitter Digital baseband processor LO 0 90 PA Filter + PA RF 4

Class-S Transmitter Conventional RF Transmitter Digital baseband processor LO 0 90 PA Filter + PA RF Class S Transmitter Digital baseband processor LO 0 90 CT BPDSM PA RF 4

Class-S Transmitter Conventional RF Transmitter Digital baseband processor LO 0 90 PA Filter + PA RF Class S Transmitter Digital baseband processor LO 0 90 CT BPDSM PA Digital control RF 4

Class-S Transmitter: Signal Waveforms Time Domain BPDSM Power Amplifier Frequency Domain 5

CT BPDSM Design 6

System Architecture E(z) X(z) z 2 z 2 Y(z) k 2h k 2r k 1h k 1r G 1r (z) G 1h (z) G 2r (z) G 2h (z) 1 Design of transfer function in discrete-time domain 7

System Architecture E(z) X(z) z 2 z 2 Y(z) k 2h k 2r k 1h k 1r G 1r (z) G 1h (z) G 2r (z) G 2h (z) 1 Design of transfer function in discrete-time domain 2 Impulse-invariant transform continuous-time modulator 7

System Architecture G q G q Analog RF input G m LC G m LC Preamp Latch Latch Latch Latch Output bitstream k 1r A D RZ Latch k 1h A D RZ Latch Latch k 2r A D RZ Latch k 2h A D RZ Latch Latch 1 Design of transfer function in discrete-time domain 2 Impulse-invariant transform continuous-time modulator 3 Multi-feedback design simplifies filter construction 7

System Architecture 1 Design of transfer function in discrete-time domain 2 Impulse-invariant transform continuous-time modulator 3 Multi-feedback design simplifies filter construction 4 30 bit register: Center frequency and input power configurable 7

Key Components 5 Configuration Register 5 5 5 5 5 G q G q Analog RF input G m LC G m LC Preamp Latch Latch Latch Latch Output bitstream k 1r A D RZ Latch k 1h A D RZ Latch Latch k 2r A D RZ Latch k 2h A D RZ Latch Latch 1 Configurable transconductance 8

Key Components 5 Configuration Register 5 5 5 5 5 G q G q Analog RF input G m LC G m LC Preamp Latch Latch Latch Latch Output bitstream k 1r A D RZ Latch k 1h A D RZ Latch Latch k 2r A D RZ Latch k 2h A D RZ Latch Latch 1 Configurable transconductance 2 Configurable Q-enhanced resonator 8

Configurable Transconductance Amplifier (TCA) out out+ in+ in 2R e I 0 /2 I 0 /2 V b (1) VEE 1 Shunt emitter degeneration works with low supply voltages 9

Configurable Transconductance Amplifier (TCA) out out+ out out+ in+ in in+ in 2R e I 0 /2 I 0 /2 V b R e V b I 0 R e (1) VEE (2) VEE 1 Shunt emitter degeneration works with low supply voltages 2 Series emitter degeneration exhibits 4.6 db less noise power than shunt emitter degeneration: chosen for this design 9

Configurable Transconductance Amplifier (TCA) (3) 1 Shunt emitter degeneration works with low supply voltages 2 Series emitter degeneration exhibits 4.6 db less noise power than shunt emitter degeneration: chosen for this design 3 5 binary weighted TCAs are used for G m and G q 9

Configurable Q-enhanced Resonator VCC in+ V varac G q in VCC 10

Differential Switchable Capacitance in+ in 11

Differential Switchable Capacitance in+ virtual in virtual in+ in 11

Differential Switchable Capacitance in+ virtual in in+ I ctrl virtual in in 11

Differential Switchable Capacitance in+ in+ in virtual in virtual in+ I ctrl virtual in+ virtual in in 11

Configurable Capacitance with Binary Weighted Coefficients 12

Experimental Results 13

Die Photo 14

Die Photo: Active Resonator G m C switch LC-Resonator G q Feedback DAC 15

Die Photo: Overall Structure Active Resonator Register and Comparator and and Feedback Current Switches 50Ω Driver 16

Output Spectrum (0 GHz.. 7.5 GHz) for f c = 2.2 GHz 20 30 Output power [dbm] 40 50 60 70 80 0 1 2 3 4 5 6 7 Frequency [GHz] 17

Output Power and Noise Floor in 20 MHz BW for f c = 2.2 GHz 0 1 db compression point 10 Output power [dbm] 20 30 40 50 Pout Pnoise peak SNR 60 40 35 30 25 20 15 10 5 0 Input power [dbm] 18

Signal-to-Noise-Ratio for f c = 1.55GHz... 2.2 GHz Power [dbm] 0 5 10 15 20 25 30 35 Pout SNR peak @P in = P 1 db 1dB SNR peak (2.2GHz) = 45.5dB SNR peak (1.55GHz) = 40.7dB 40 Pnoise 45 50 55 1.55 1.65 1.75 1.85 1.95 2.05 2.15 2.25 2.35 2.45 Frequency [GHz] 19

ACLR for Unclipped UMTS FDD Downlink Signal at f c = 2.2 GHz 30 Output power [dbm] 35 40 45 50 55 60 65 70 f center = 2.2GHz Crest Factor = 10.5 db (10 codes@30 kbps) ACLR(±5MHz) = 42.8 db ACLR(±10MHz) = 43.5 db 75 80 85 2.19 2.195 2.2 2.205 2.21 Frequency [GHz] 20

Summary Measurement results Center frequency 1.55 GHz... 2.45 GHz Sampling frequency 7.5 GHz Peak SNR in 20 MHz BW 45.5 db Power consumption 992 mw... 1.27 W Chip area 2.2 mm 2 UMTS This work (CF=10.5 db) requirements ACLR downlink @ 5 MHz 45 db 42.8 db @10 MHz 50 db 43.5 db ACLR uplink @ 5 MHz 33 db 48.4 db @10 MHz 43 db 49 db Range where Composite EVM<12.5% (for 16QAM) 24 db 21

Conclusion Design of a CT BPDSM was described 22

Conclusion Design of a CT BPDSM was described Key components were presented: Configurable low noise transconductor Q-enhanced resonator Configurable resonator capacitance 22

Conclusion Design of a CT BPDSM was described Key components were presented: Configurable low noise transconductor Q-enhanced resonator Configurable resonator capacitance Measurements: Signal frequency range 1.55 GHz... 2.45 GHz SNR 45.5 db in 20 MHz bandwidth UMTS: ACLR for unclipped downlink channel not far away UMTS: EVM for 16QAM sufficient over 24 db power range 22

Thank you for your attention 23

Results: Comparison with State of the Art Ref Technology f signal f clock SNR BW SNR Power [GHz] [GHz] [db] [MHz] [db] [mw] [A] SiGe 1 4 53 4 59 350 [B] BiCMOS 2 40 52 120 72.8 1600 [C] BiCMOS 0.95 3.8 59 1 59 75 This work SiGe 2.16 7.5 45 20 58 380 *normalized to a bandwidth of 1 MHz. [A] Weinan Gao; Cherry, J.A.; Snelgrove, W.M., A 4 GHz fourth-order SiGe HBT band pass Σ modulator, VLSI Circuits, 1998. Digest of Technical Papers. 1998 Symposium on, vol., no., pp.174-175, 11-13 Jun 1998 [B] Chalvatzis, T.; Gagnon, E.; Repeta, M.; Voinigescu, S.P., A Low-Noise 40-GS/s Continuous-Time Bandpass Σ ADC Centered at 2 GHz for Direct Sampling Receivers, Solid-State Circuits, IEEE Journal of, vol.42, no.5, pp.1065-1075, May 2007 [C] Thandri, B. K.; Silva-Martinez, J., A 63 db SNR, 75-mW Bandpass RF Σ ADC at 950 MHz Using 3.8-GHz Clock in 0.25-µm SiGe BiCMOS Technology, Solid-State Circuits, IEEE Journal of, vol.42, no.2, pp.269-279, Feb. 2007 24

Composite EVM versus Input Power for f c = 2.2 GHz 18 16 14 Composite EVM [%] 12 10 8 6 4 2 35 30 25 20 15 10 Input power [dbm] 25