ECEN720: High-Speed Links Circuits and Systems Spring 2017

Similar documents
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

High-speed Serial Interface

EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise

EE273 Lecture 6 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise. Today s Assignment

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

ECE 497 JS Lecture - 22 Timing & Signaling

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

ECEN 720 High-Speed Links: Circuits and Systems

Digital Systems Power, Speed and Packages II CMPE 650

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

To learn S-parameter, eye diagram, ISI, modulation techniques and to simulate in Matlab and Cadence.

ECEN 720 High-Speed Links Circuits and Systems

ECE 484 VLSI Digital Circuits Fall Lecture 02: Design Metrics

VLSI Design I; A. Milenkovic 1

EE273 Lecture 16 Wrap Up and Project Discussion March 12, 2001

Lecture 10. Circuit Pitfalls

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

ECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment

Phil Lehwalder ECE526 Summer 2011 Dr. Chiang

PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS

Microcircuit Electrical Issues

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN474: (Analog) VLSI Circuit Design Fall 2011

Outline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

08-027r2 Toward SSC Modulation Specs and Link Budget

Jitter in Digital Communication Systems, Part 1

ECE 546 Introduction

Chapter 6 Combinational CMOS Circuit and Logic Design. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

5. CMOS Gates: DC and Transient Behavior

Narrow- and wideband channels

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Statistical Link Modeling

HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray

ECEN620: Network Theory Broadband Circuit Design Fall 2014

An Introduction to Jitter Analysis. WAVECREST Feb 1,

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Channel Characteristics and Impairments

if the conductance is set to zero, the equation can be written as following t 2 (4)

Lecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect

Today s menu. Last lecture. Series mode interference. Noise and interferences R/2 V SM Z L. E Th R/2. Voltage transmission system

DDR4 memory interface: Solving PCB design challenges

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

Engineering the Power Delivery Network

Real Time Jitter Analysis

DUAL STEPPER MOTOR DRIVER

Switching (AC) Characteristics of MOS Inverters. Prof. MacDonald

IEEE CX4 Quantitative Analysis of Return-Loss

Lecture 8 Fiber Optical Communication Lecture 8, Slide 1

Module 12 : System Degradation and Power Penalty

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits

1.2 Gbps LVDS transmitter/receiver

Effect of Aging on Power Integrity of Digital Integrated Circuits

Narrow- and wideband channels

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

Introduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

To learn fundamentals of high speed I/O link equalization techniques.

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

MPI statistical model and results. 7 th January 2016 Jonathan King

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 24. Optical Receivers-

ECEN720: High-Speed Links Circuits and Systems Spring 2017

ECEN720: High-Speed Links Circuits and Systems Spring 2017

CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look

High Speed Digital Design & Verification Seminar. Measurement fundamentals

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

ECE 528 Understanding Power Quality

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

1 Digital EE141 Integrated Circuits 2nd Introduction

EE273 Lecture 6 Introduction to Signaling January 28, 2004

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

High Performance Signaling. Jan Rabaey

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines

Generating Jitter for Fibre Channel Compliance Testing

Transmission Line Characteristics

VLSI is scaling faster than number of interface pins

ECEN689: Special Topics in Optical Interconnects Circuits and Systems Spring 2016

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, Digital EE141 Integrated Circuits 2nd Introduction

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

A Fully Integrated 20 Gb/s Optoelectronic Transceiver Implemented in a Standard

ECE 476/ECE 501C/CS Wireless Communication Systems Winter Lecture 6: Fading

Modeling System Signal Integrity Uncertainty Considerations

High Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi

40 AND 100 GIGABIT ETHERNET CONSORTIUM

User Guide. 1-Clock duty cycle 2-Clock jitter 3-Voltage references 4-Input bandwidth 5-Differential approach. Marc Sabut - STMicroelectronics 1

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

Lambert Simonovich 5/28/2012

Signal Integrity and Clock System Design

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

TOP VIEW MAX9111 MAX9111

Transcription:

ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 9: Noise Sources Sam Palermo Analog & Mixed-Signal Center Texas A&M University

Announcements Lab 5 Report and Prelab 6 due Apr. 3 Stateye theory paper posted on website 2

Noise in High-Speed Link Systems [Dally] Multiple noise sources can degrade link timing and amplitude margin 3

Noise Source Overview Common noise sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise Power supply noise Switching current through finite supply impedance causes supply voltage drops that vary with time and physical location Receiver offset Caused by random device mismatches Crosstalk One signal (aggressor) interfering with another signal (victim) On-chip coupling (capacitive) Off-chip coupling (t-line) Near-end Far-end Inter-symbol interference Signal dispersion causes signal to interfere with itself Random noise Thermal & shot noise Clock jitter components 4

Bounded and Statistical Noise Sources Bounded or deterministic Statistical or random noise noise sources sources Have theoretically predictable values with defined worst-case bounds Allows for simple (but pessimistic) worst-case analysis Examples Crosstalk to small channel count ISI Receiver offset Treat noise as a random process Source may be psuedo-random Often characterized w/ Gaussian stats RMS value Probability density function (PDF) Examples Thermal noise Clock jitter components Crosstalk to large channel count Understanding whether noise source is bounded or random is critical to accurate link performance estimation 5

Proportional and Independent Noise Sources Some noise is proportional to signal swing Crosstalk Simultaneous switching power supply noise ISI Can t overpower this noise Larger signal = more noise Some noise is independent to signal swing RX offset Non-IO power supply noise Can overpower this noise Total noise V N K N V S V NI Independent noise Proportional noise constant Signal swing 6

Common Noise Sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise 7

Power Supply Noise [Hodges] Circuits draw current from the VDD supply nets and return current to the GND nets Supply networks have finite impedance Time-varying (switching) currents induce variations on the supply voltage Supply noise a circuit sees depends on its location in supply distribution network 8

Power Routing Bad Block B will experience excessive supply noise Better Block B will experience 1/2 supply noise, but at the cost of double the power routing through blocks Even Better Block A & B will experience similar supply noise Best Block A & B are more isolated [Hodges] [Hodges] 9

Supply Induced Delay Variation Supply noise can induce variations in circuit delay Results in deterministic jitter on clocks & data signals t PHL C L VDD 2 CL VDD 2 CLVDD 2 I DSATN W v C VDD V 2W NvsatCoxVDD VTN N sat ox VDD VTN E VDD Delay VDD V CN TN TN L N VDD CMOS delay is approximately directly proportional to VDD More delay results in more deterministic jitter [Hodges] 10

Simultaneous Switching Noise Finite supply impedance causes significant Simultaneous Switching Output (SSO) noise (xtalk) SSO noise is proportional to number of outputs switching, n, and inversely proportional to signal transition time, t r V N L i t r n LV Z t 0 s r 11

Common Noise Sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise 12

Receiver Input Referred Offset The input referred offset is primarily a function of V th mismatch and a weaker function of (mobility) mismatch V t AV t /, WL A WL 13

Receiver Input Referred Offset V t AV t, / WL A WL To reduce input offset 2x, we need to increase area 4x Not practical due to excessive area and power consumption Offset correction necessary to efficiently achieve good sensitivity Ideally the offset A coefficients are given by the design kit and Monte Carlo is performed to extract offset sigma If not, here are some common values: A Vt = 1mVm per nm of t ox For our default 90nm technology, t ox =2.8nm A Vt ~2.8mVm A is generally near 2%m 14

Common Noise Sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise 15

Crosstalk Crosstalk is noise induced by one signal (aggressor) that interferes with another signal (victim) Main crosstalk sources Coupling between on-chip (capacitive) wires Coupling between off-chip (t-line/channel) wires Signal return coupling Crosstalk is a proportional noise source Cannot be reduced by scaling signal levels Addressed by using proper signal conventions, improving channel and supply network, and using good circuit design and layout techniques 16

Crosstalk to Capacitive Lines On-chip wires have significant capacitance to adjacent wires both on same metal layer and adjacent vertical layers Floating victim Examples: Sample-nodes, domino logic When aggressor switches Signal gets coupled to victim via a capacitive voltage divider Signal is not restored [Dally] V k c B C k C c V CC C A O 17

Crosstalk to Driven Capacitive Lines Crosstalk to a driven line will decay away with a time-constant xc O R C C C O [Dally] Peak crosstalk is inversely proportional to aggressor transition times, t r, and driver strength (1/R O ) V B t k t V B t kc exp xc Step with Finite Rise Time, t c tr xc Ideal Unit Step : xc t k c 1 exp tr xc t t r t exp exp xc r xc : if if t t t t r r 18

Capacitive Crosstalk Delay Impact Aggressor transitioning near victim transition can modulate the victim s effective load capacitance This modulates the victim signal s delay, resulting in deterministic jitter [Hodges] Aggressor Static : Aggressor Switching Same Way : Aggressor Switching Opposite Way : C C L L C C L C gnd C gnd C gnd C 2C C 19

Mitigating Capacitive (On-Chip) Crosstalk Adjacent vertical metal layers should be routed perpendicular (Manhattan routing) Limit maximum parallel routing distance Avoid floating signals and use keeper transistors with dynamic logic Maximize signal transition time Trade-off with jitter sensitivity For differential signals, periodically twist routing to make cross-talk common-mode Separate sensitive signals Use shield wires Couple DC signals to appropriate supply 20

Transmission Line Crosstalk 2 coupled lines: I A I B [Dally] Transient voltage signal on A is coupled to B capacitively dv dt x, t dv x t B A k, cx dt where k cx C S CC C Capacitive coupling sends half the coupled energy in each direction with equal polarity C 21

Transmission Line Crosstalk 2 coupled lines: I A I B [Dally] Transient current signal on A is coupled to B through mutual inductance dvb dx x, t V x, t x, t di x, t M dv x, t dv x, t M I A A t dt L A Lx A dx k lx A dx where k lx Inductive coupling sends half the coupled energy in each direction with a negative forward traveling wave and a positive reverse traveling wave M L 22

Near- and Far-End Crosstalk [Hall] Near-end crosstalk (NEXT) is immediately observed starting at the aggressor transition time and continuing for a round-trip delay Due to the capacitive and inductive coupling terms having the same polarity, the NEXT signal will have the same polarity as the aggressor Far-end crosstalk (FEXT) propagates along the victim channel with the incident signal and is only observed once Due to the capacitive and inductive coupling terms having the opposite polarity, the FEXT signal can have the either polarity, and in a homogeneous medium (stripline) cancel out 23

Near- and Far-End Crosstalk Reverse Coupling Coefficient k rx (NEXT) t x Forward Coupling Coefficient k fx (FEXT) [Dally] k k k k rx fx k cx cx 4 k 2 lx lx For derivation of k rx and k fx, see Dally 6.3.2.3 24

Off-Chip Crosstalk Occurs mostly in package and boardto-board connectors FEXT is attenuated by channel response and has band-pass characteristic NEXT directly couples into victim and has high-pass characteristic 25

Signal Return Crosstalk Shared return path with finite impedance Return currents induce crosstalk occurs among signals V -V xr [Dally] Return Crosstalk Voltage : V xr V Z Z R 0 k xr V 26

Common Noise Sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise 27

Inter-Symbol Interference (ISI) Previous bits residual state can distort the current bit, resulting in inter-symbol interference (ISI) cursor y d k t c d t ht k post-cursor ISI pre-cursor ISI y (1) (t) sampled relative to pulse peak: [ 0.003 0.036 0.540 0.165 0.065 0.033 0.020 0.012 0.009 ] k =[ -2 1 0 1 2 3 4 5 6 ] By Linearity: y (0) (t) =-1*y (1) (t) 28

Peak Distortion Analysis Example s k k 0 k k 0 y (1) 0 t 0.540 1 t kt y tkt y y 0 1 t kt y tkt 0 0.007 0.389 t 20.540 0.007 0.389 0. 288 29

Worst-Case Eye vs Random Data Eye Worst-Case Eye 100 Random Bits 1000 Random Bits 1e4 Random Bits Worst-case data pattern can occur at very low probability! Considering worst-case is too pessimistic 30

Constructing ISI Probability Density Function (PDF) Using ISI probability density function will yield a more accurate BER performance estimate In order to construct the total ISI PDF, need to convolve all of the individual ISI term PDFs together 50% probability of 1 symbol ISI and -1 symbol ISI 31

Convolving Individual ISI PDFs Together * = * = Keep going until all individual PDFs convolved together 32

Complete ISI PDF 33

Cursor PDF Data 1 * = Data 1 PDF is centered about the cursor value and varies from a maximum positive value to the worst-case value predicted by PDA This worst-case value occurs at a low probability! 34

Cursor Cumulative Distribution Function (CDF) For a given offset, what is the probability of a Data 1 error? Data 1 error probability for a given offset is equal to the Data 1 CDF BER X X PDF dx 35

Combining Cursor CDFs 36

Bit-Error-Rate (BER) Distribution Eye Statistical BER analysis tools use this technique to account for ISI distribution and also other noise sources Example from Stateye Note: Different channel & data rate from previous slides 37

Common Noise Sources Power supply noise Receiver offset Crosstalk Inter-symbol interference Random noise 38

Random Noise Random noise is unbounded and modeled statistically Example: Circuit thermal and shot noise Modeled as a continuous random variable described by Probability density function (PDF) Mean, Standard deviation, PDF P n 2 2 x, xp x dx, x P xdx n n n n n 39

Gaussian Distribution Gaussian distribution is normally assumed for random noise Larger sigma value results in increased distribution spread P n x x 1 2 e 2 n 2 2 40

Signal with Added Gaussian Noise Finite probability of noise pushing signal past threshold to yield an error 41

Cumulative Distribution Function (CDF) The CDF tells what is the probability that the noise signal is less than or equal to a certain value n x x P n u u du x u un 1 2 2 e 2 2 du [Dally] 42

Error and Complimentary Error Functions Error Function: erf x 2 2 x exp u u0 du Relationship between normal CDF (0,1) and Error Function: x 1 1 erf x 2 2 The complementary error function gives the probability that the noise will exceed a given value Q x 1 2 Q x x erfc 2 1 x 1 2 1 2 erfc 1 erf x 2 x 2 43

Bit Error Rate (BER) Using erfc to predict BER: w/ Normal (0,1) PDF Conservative Upper-Bound Approximation [Dally] Need a symbol of about 7 for BER=10-12 Peak-to-peak value will be 2x this 44

Noise Source Classifications Determining whether noise source is Proportional vs Independent Bounded vs Statistical is important in noise budgeting 45

Noise Budget Example Peak TX differential swing of 400mV ppd equalized down 10dB 200mV 63mV Parameter K n RMS Value (BER=10-12 ) 31mV +63mV Peak Differential Swing 0.4V RX Offset + Sensitivity 5mV Power Supply Noise 5mV Residual ISI 0.05 20mV 31mV -63mV Crosstalk 0.05 20mV Random Noise 1mV 14mV Attenuation 10dB = 0.684 0.274V Total Noise 0.338V Differential Eye Height Margin 62mV Conservative analysis Assumes all distributions combine at worst-case Better technique is to use statistical BER link simulators 46

Next Time Timing Noise BER Analysis Techniques 47