A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity

Similar documents
A 2-in-1 Temperature and Humidity Sensor Achieving 62 fj K 2 and 0.83 pj (%RH) 2

A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL

A Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation

Integrated Microsystems Laboratory. Franco Maloberti

Session 11 CMOS Biochips and Bioelectronics A Sub-1 µw Multiparameter Injectable BioMote for Continuous Alcohol Monitoring

Lecture 10: Accelerometers (Part I)

Summary 185. Chapter 4

Selecting and Using High-Precision Digital-to-Analog Converters

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC

A 400 MHz 4.5 nw 63.8 dbm Sensitivity Wake-up Receiver Employing an Active Pseudo-Balun Envelope Detector

An ECG Chopper Amplifier Achieving 0.92 NEF and 0.85 PEF with AC-coupled Inverter-Stacking for Noise Efficiency Enhancement

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

Analog and RF circuit techniques in nanometer CMOS

Design Considerations for 5G mm-wave Receivers. Stefan Andersson, Lars Sundström, and Sven Mattisson

Receiver Architecture

A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting

Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

Delta-Sigma Digital Current Sensor Based On GMR

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

A Mostly Digital Variable-Rate Continuous- Time ADC Modulator

Improved SNR Integrator Design with Feedback Compensation for Modulator

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS. Alireza Nilchi

Summary Last Lecture

Application Note 80. July How to Use the World s Smallest 24-Bit No Latency Delta-Sigma TM ADC to its Fullest Potential AN80-1

High resolution measurements The differential approach

A 2.5 V 109 db DR ADC for Audio Application

A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury

IN the design of the fine comparator for a CMOS two-step flash A/D converter, the main design issues are offset cancelation

A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS

EPAD OPERATIONAL AMPLIFIER

Redefining high resolution and low noise in Delta-Sigma ADC applications

PART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK

QUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

Precision in Practice Achieving the best results with precision Digital Multimeter measurements

High Precision 10 V IC Reference AD581*

Increasing Performance Requirements and Tightening Cost Constraints

Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

Digital PWM IC Control Technology and Issues

Techniques for Pixel Level Analog to Digital Conversion

CMOS High Speed A/D Converter Architectures

A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton

An Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis

Isolated Interface Solutions for Industrial Sensor and Monitoring Applications

A 200nV/ Hz Noise PSD Signal-Conditioning Circuit with Sensor-Offset Cancellation

A Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations

A 0.18mm CMOS 10-6 lux Bioluminescence Detection System-on-Chip

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion

9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

Frequency Domain UWB Multi-carrier Receiver

Model 310H Fast 800V Pulse Generator

Designing Interface Electronics for Smart Sensors

Digital Magnetic Sensors Based on Universal Frequency-to-Digital Converter (UFDC-1)

2. ADC Architectures and CMOS Circuits

Low-Power Pipelined ADC Design for Wireless LANs

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology.

2-, 4-, or 8-Channel, 16/24-Bit Buffered Σ Multi-Range ADC

Design and Simulation of Low Dropout Regulator

An All-Digital Approach to Supply Noise Cancellation in Digital Phase-Locked Loop

Design of High Gain Low Voltage CMOS Comparator

MOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931.

Not Recommended for New Designs

Lecture 2: Non-Ideal Amps and Op-Amps

Pipeline vs. Sigma Delta ADC for Communications Applications

c 2013 MD. NAIMUL HASAN ALL RIGHTS RESERVED

MIT Wireless Gigabit Local Area Network WiGLAN

Dual Passive Input Digital Isolator. Features. Applications

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Lecture 3 Switched-Capacitor Circuits Trevor Caldwell

Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

AD779x Instrumentation Converters Frequently Asked Questions

3. DAC Architectures and CMOS Circuits

A Duty-Cycle Controlled Variable-Gain Amplifier

Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range

Low Cost Instrumentation Amplifier AD622

Chapter 4 Vertex. Qun Ouyang. Nov.10 th, 2017Beijing. CEPC detector CDR mini-review

RESIDUE AMPLIFIER PIPELINE ADC

A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors

Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters

Data Conversion Techniques (DAT115)

Design of Pipeline Analog to Digital Converter

Power Reduction in RF

REV. B. NOTES 1 At Pin 1. 2 Calculated as average over the operating temperature range. 3 H = Hermetic Metal Can; N = Plastic DIP.

8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820

Jitter Specifications for 1000Base-T

2011/12 Cellular IC design RF, Analog, Mixed-Mode

Summary Last Lecture

Low Power Carbon Nanotube Chemical Sensor System

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

Transcription:

A Fast-Readout Mismatch-Insensitive Magnetoresistive Biosensor Front-End Achieving Sub-ppm Sensitivity Xiahan Zhou, Michael Sveiven, Drew A. Hall University of California, San Diego, La Jolla, CA, USA 1of 23

Motivation: Point-of-Care (PoC) Devices Centralized Laboratory Bulky instruments Professional personnel required Long turnaround time Point-of-Care Devices Small and portable Easy operation Near instant results NEED: Accurate and fast diagnostic tests 2of 23

Magnetic Immunoassay Magnetic sensor Human biological samples intrinsically lack magnetic background high sensitivity 3of 23

Giant Magnetoresistive (GMR) Sensor Problem: Wide dynamic range AFE is required to accommodate large R 0 /R sig Large baseline-to-signal ratio precludes high sensitivity detection 4of 23

Conventional MR AFE Architectures Problem: Sensor mismatch R limits sensitivity Problem: Fast transient signal requires fast-switching magnetic field and high speed ADC 5of 23

System Architecture Problems Large baseline/signal High speed ADC required Sensor mismatch Proposed Solutions Reference sensor Down-modulator in PGA HFIR in ADC 6of 23

Double Modulation Scheme Reference sensor rejects MR baseline 7of 23

Analog Front-End Built-in down modulator relaxes speed requirement on ADC 8of 23

Sensor Mismatch Sensor MR mismatch Residual baseline at DC Sensor R 0 mismatch Interference at f H Sensor mismatch increases ADC dynamic range requirement 9of 23

High Frequency Interference Rejection ADC applies HP feedforward method to realize a fast-settling LPF function 10 of 23

High Frequency Interference Rejection HFIR sampling technique rejects high frequency interference 11 of 23

PGA Implementation Switches remain closed after sensor selection for 100µs provide a low impedance path for fast settling Switches revert to duty-cycled mode afterwards provide large bias resistance for low noise 12 of 23

Fast Settling Duty-Cycle Resistor (DCR) Measured transient waveforms Fast settling DCR reduces the settling time by 40 13 of 23

Incremental Σ ADC OSR: 10,000 BW: 100 Hz 14 of 23

ADC Phase I C 4 samples signal at DC C 6 samples OTA offset 15 of 23

ADC Phase II φ scr and φ chop change at the beginning of Phase II Allow maximum time for settling 16 of 23

Die Photo and Power Breakdown TSMC 180nm CMOS process Total power: 1.39 mw 17 of 23

Measurement Results: ADC HFIR improves ADC DR significantly when sensor mismatch > 2% 18 of 23

Measurement Results: System The system achieves 0.98ppm (147μΩ) sensitivity with a readout time of 880ms 19 of 23

Measurement Results: BioAssay 20 of 23

Summary and Comparison The chip achieves 22.7 faster readout time, >7.8 lower baseline, and 2.3 lower power than other GMR sensor-based designs 21 of 23

Conclusion Magnetic sensors are a promising candidate for PoC biosensing; however they suffer form large baseline/signal and sensor mismatch To address this we: Used reference sensors to reduce baseline Designed an integrated down-modulator to relax the ADC bandwidth requirement Proposed a HFIR sampling technique to tolerate sensor mismatch Designed a fast settling duty-cycle resistor to improve readout time Result: A design that achieves sub-ppm sensitivity and tolerates 10% sensor mismatch 22 of 23

Acknowledgement This work was supported in part by Qualcomm, Inc. and the National Science Foundation under grant No. ECCS-1454608 The authors would like to thank MagArray, Inc. for providing the GMR sensors Thank you for your attention 23 of 23