NCP170. Ultra Low I Q 150 ma CMOS LDO Regulator

Similar documents
NCP170. Ultra Low I Q 150 ma CMOS LDO Regulator

NCV8170. Ultra Low I Q 150 ma CMOS LDO Regulator

NCP170. Ultra Low I Q 150 ma CMOS LDO Regulator

NCP786L. Wide Input Voltage Range 5 ma Ultra-Low Iq, High PSRR Linear Regulator with Adjustable Output Voltage

NCP ma, 10 V, Low Dropout Regulator

NCS2005. Operational Amplifier, Low Power, 8 MHz GBW, Rail-to-Rail Input-Output

NCP ma, Wide Input Voltage Range, Low Dropout Regulator

NCP ma, Low Noise Low Dropout Regulator

NCP694. 1A CMOS Low-Dropout Voltage Regulator

NCP ma, 10 V, Low Dropout Regulator

MUN2214, MMUN2214L, MUN5214, DTC114YE, DTC114YM3, NSBC114YF3. Digital Transistors (BRT) R1 = 10 k, R2 = 47 k

NCP ma, Dual Rail Ultra Low Dropout Linear Regulator

NCP ma, Very Low Dropout Bias Rail CMOS Voltage Regulator

MUN2213, MMUN2213L, MUN5213, DTC144EE, DTC144EM3, NSBC144EF3. Digital Transistors (BRT) R1 = 47 k, R2 = 47 k

NCP ma, Low Dropout Voltage Regulator with Reverse Current Protection

NTMFD4C20N. Dual N-Channel Power MOSFET. 30 V, High Side 18 A / Low Side 27 A, Dual N Channel SO8FL

MUN2132, MMUN2132L, MUN5132, DTA143EE, DTA143EM3, NSBA143EF3. Digital Transistors (BRT) R1 = 4.7 k, R2 = 4.7 k

NCP110. Linear Regulator, Low V IN, Low Noise and High PSRR, 200 ma

NTK3139P. Power MOSFET. 20 V, 780 ma, Single P Channel with ESD Protection, SOT 723

NTTFS3A08PZTWG. Power MOSFET 20 V, 15 A, Single P Channel, 8FL

NCP A Low Dropout Linear Regulator

NCP59302, NCV A, Very Low-Dropout (VLDO) Fast Transient Response Regulator series

NCP553, NCV ma CMOS Low Iq NOCAP Voltage Regulator

NCP698. Battery Powered Instruments Hand Held Instruments Camcorders and Cameras. Features PIN CONNECTIONS & MARKING DIAGRAMS

NCP5504, NCV ma Dual Output Low Dropout Linear Regulator

NCV8177. Linear Voltage Regulator Fast Transient Response 500 ma with Enable

NVLJD4007NZTBG. Small Signal MOSFET. 30 V, 245 ma, Dual, N Channel, Gate ESD Protection, 2x2 WDFN Package

NCP A, Low Dropout Linear Regulator with Enhanced ESD Protection

NCV ma Micropower Precision Voltage Reference

NCP57302, NCV A, Very Low-Dropout (VLDO) Fast Transient Response Regulator

NCP ma CMOS Low Dropout Regulator

NCP334, NCP335. 2A Ultra-Small Controlled Load Switch with Auto-Discharge Path

NCP ma, Ultra-Low Noise and High PSRR LDO Regulator for RF and Analog Circuits

NTNS3164NZT5G. Small Signal MOSFET. 20 V, 361 ma, Single N Channel, SOT 883 (XDFN3) 1.0 x 0.6 x 0.4 mm Package

NCV4264-2C. Low I Q Low Dropout Linear Regulator

NCV ma, Ultra-Low Noise and High PSRR LDO Regulator for RF and Analog Circuits

NTK3043N. Power MOSFET. 20 V, 285 ma, N Channel with ESD Protection, SOT 723

NCP mA, Very Low Dropout Bias Rail CMOS Voltage Regulator

NCP508. Very Low Noise, Fast Turn On, 50 ma Low Dropout Voltage Regulator

NCV ma High Performance CMOS LDO Regulator with Enable and Enhanced ESD Protection

NCP153. LDO Regulator, Dual, 130 ma, Low I Q

PIN CONNECTIONS MAXIMUM RATINGS (T J = 25 C unless otherwise noted) SC 75 (3 Leads) Parameter Symbol Value Unit Drain to Source Voltage V DSS 30 V

NTA4153N, NTE4153N, NVA4153N, NVE4153N. Small Signal MOSFET. 20 V, 915 ma, Single N Channel with ESD Protection, SC 75 and SC 89

NCP5426. LDO Regulator/Vibration Motor Driver

LM321. Single Channel Operational Amplifier

NCS2004, NCS2004A. 3.5 MHz, Wide Supply, Rail-to-Rail Output Operational Amplifier

NCV ma, Ultra-Low Quiescent Current, I Q 12 A, Ultra-Low Noise, LDO Voltage Regulator

NTJS4405N, NVJS4405N. Small Signal MOSFET. 25 V, 1.2 A, Single, N Channel, SC 88

NVMFD5C478NL. Power MOSFET. 40 V, 14.5 m, 29 A, Dual N Channel

NCV8774. Ultra Low I q 350 ma LDO Regulator

NCV4266-2C 150 ma Low I q, Low-Dropout Voltage Regulator with Enable

7WB Bit Bus Switch. The 7WB3126 is an advanced high speed low power 2 bit bus switch in ultra small footprints.

NTR4101P, NTRV4101P. Trench Power MOSFET 20 V, Single P Channel, SOT 23

NTJD1155LT1G. Power MOSFET. 8 V, 1.3 A, High Side Load Switch with Level Shift, P Channel SC 88

NUF6010MUT2G. 6-Channel EMI Filter with Integrated ESD Protection

NTHD4502NT1G. Power MOSFET. 30 V, 3.9 A, Dual N Channel ChipFET

NDD60N360U1 35G. N-Channel Power MOSFET. 100% Avalanche Tested These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant.

NTTFS5116PLTWG. Power MOSFET 60 V, 20 A, 52 m. Low R DS(on) Fast Switching These Devices are Pb Free and are RoHS Compliant

NCP304A. Voltage Detector Series

NTR4502P, NVTR4502P. Power MOSFET. 30 V, 1.95 A, Single, P Channel, SOT 23

BAV ma 70 V High Conductance Ultra-Fast Switching Diode

NTD5867NL. N-Channel Power MOSFET 60 V, 20 A, 39 m

BC817-16L, SBC817-16L, BC817-25L, SBC817-25L, BC817-40L, SBC817-40L. General Purpose Transistors. NPN Silicon

NTD5865NL. N-Channel Power MOSFET 60 V, 46 A, 16 m

NTTFS5820NLTWG. Power MOSFET. 60 V, 37 A, 11.5 m. Low R DS(on) Low Capacitance Optimized Gate Charge These Devices are Pb Free and are RoHS Compliant

NTA4001N, NVA4001N. Small Signal MOSFET. 20 V, 238 ma, Single, N Channel, Gate ESD Protection, SC 75

NTLUS3A90PZ. Power MOSFET 20 V, 5.0 A, Cool Single P Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

MUN5332DW1, NSBC143EPDXV6, NSBC143EPDP6. Complementary Bias Resistor Transistors R1 = 4.7 k, R2 = 4.7 k

NSV2029M3T5G. PNP Silicon General Purpose Amplifier Transistor PNP GENERAL PURPOSE AMPLIFIER TRANSISTORS SURFACE MOUNT

NCP ma CMOS Low Dropout Regulator

EFC2J013NUZ/D. Power MOSFET for 1-Cell Lithium-ion Battery Protection 12 V, 5.8 mω, 17 A, Dual N-Channel

NCP ma, Ultra Low Noise, High PSRR, BiCMOS RF LDO Regulator

NCP331. Soft-Start Controlled Load Switch with Auto Discharge

NVTFS4C13N. Power MOSFET. 30 V, 9.4 m, 40 A, Single N Channel, 8FL Features

NTGS3441BT1G. Power MOSFET. -20 V, -3.5 A, Single P-Channel, TSOP-6. Low R DS(on) in TSOP-6 Package 2.5 V Gate Rating This is a Pb-Free Device

NTS4172NT1G. Power MOSFET. 30 V, 1.7 A, Single N Channel, SC 70. Low On Resistance Low Gate Threshold Voltage Halide Free This is a Pb Free Device

NTGD4167C. Power MOSFET Complementary, 30 V, +2.9/ 2.2 A, TSOP 6 Dual

NTLUD3A260PZ. Power MOSFET 20 V, 2.1 A, Cool Dual P Channel, ESD, 1.6x1.6x0.55 mm UDFN Package

MJD31 (NPN), MJD32 (PNP) Complementary Power Transistors. DPAK For Surface Mount Applications

MUN5216DW1, NSBC143TDXV6. Dual NPN Bias Resistor Transistors R1 = 4.7 k, R2 = k. NPN Transistors with Monolithic Bias Resistor Network

BC846ALT1G Series. General Purpose Transistors. NPN Silicon

NTNUS3171PZ. Small Signal MOSFET. 20 V, 200 ma, Single P Channel, 1.0 x 0.6 mm SOT 1123 Package

NSR0340V2T1/D. Schottky Barrier Diode 40 VOLT SCHOTTKY BARRIER DIODE

Is Now Part of. To learn more about ON Semiconductor, please visit our website at

NCV4264-2C. Linear Regulator, Low Dropout, Low I Q

LM431SA, LM431SB, LM431SC. Programmable Shunt Regulator

NTMS5835NL. Power MOSFET 40 V, 12 A, 10 m

Dual N-Channel, Digital FET

NTLUF4189NZ Power MOSFET and Schottky Diode

NTMS5838NL. Power MOSFET 40 V, 7.5 A, 20 m

NCP ma, Very Low Dropout Bias Rail CMOS Voltage Regulator

NVC6S5A444NLZ. Power MOSFET. 60 V, 78 m, 4.5 A, N Channel

NVD5117PLT4G. Power MOSFET 60 V, 16 m, 61 A, Single P Channel

NVD5865NL. Power MOSFET 60 V, 46 A, 16 m, Single N Channel

MMBT2222AWT1G SMMBT2222AWT1G. General Purpose Transistor. NPN Silicon

FPF1005-FPF1006 IntelliMAX TM Advanced Load Management Products

NCP551, NCV ma CMOS Low Iq Low-Dropout Voltage Regulator

P2I2305NZ. 3.3V 1:5 Clock Buffer

NCV8440, NCV8440A. Protected Power MOSFET. 2.6 A, 52 V, N Channel, Logic Level, Clamped MOSFET w/ ESD Protection

NCS2250, NCV2250, NCS2252, NCV2252. Comparator, High Speed, 50 ns, Low Voltage, Rail-to-Rail

Transcription:

Ultra Low I Q 15 ma CMOS LDO Regulator The series of CMOS low dropout regulators are designed specifically for portable battery-powered applications which require ultra-low quiescent current. The ultra-low consumption of typ. 5 na ensures long battery life and dynamic transient boost feature improves device transient response for wireless communication applications. The device is available in small 1 1 mm XDFN4, SOT-563 and TSOP-5 packages. Features Operating Input Voltage Range: 2.2 V to 5.5 V Output Voltage Range: 1.2 V to 3.6 V (.1 V Steps) Ultra-Low Quiescent Current Typ..5 A Low Dropout: 17 mv Typ. at 15 ma High Output Voltage Accuracy ±1% Stable with Ceramic Capacitors 1 F Over-Current Protection Thermal Shutdown Protection A for Active Discharge Option Available in Small 1 1 mm XDFN4, SOT 563 and TSOP-5 Packages These Devices are Pb Free, Halogen Free/BFR Free and are RoHS Compliant Typical Applications Battery Powered Equipments Portable Communication Equipments Cameras, Image Sensors and Camcorders 1 XDFN4 MX SUFFIX CASE 711AJ 1 SOT 563 XV SUFFIX CASE 463A MARKING DIAGRAMS XX M 1 6 XX M = Specific Device Code = Date Code 1 XDFN4 SOT 563 XX M XX = Specific Device Code M = Month Code = Pb-Free Package TSOP 5 SN SUFFIX CASE 483 *Pb-Free indicator, G or microdot, may or may not be present. 5 1 V IN C IN IN OUT 1 F EN C OUT 1 F GND V OUT 5 1 TSOP 5 XXXAYW Figure 1. Typical Application Schematic XXX = Specific Device Code A = Assembly Location Y = Year W = Work Week = Pb Free Package (Note: Microdot may be in either location) ORDERING INFORMATION See detailed ordering, marking and shipping information on page 21 of this data sheet. Semiconductor Components Industries, LLC, 217 October, 218 Rev. 17 1 Publication Order Number: /D

PIN FUNCTION DESCRIPTION Pin No. XDFN4 Pin No. SOT 563 Pin No. TSOP 5 Pin Name Description 4 1 1 IN Power Supply Input Voltage 2 2 2 GND Power Supply Ground 3 6 3 EN Chip Enable Pin (Active H ) 1 3 5 OUT Output Pin EPAD EPAD Internally Connected to GND 4 4 NC No Connect 5 GND Power Supply Ground ABSOLUTE MAXIMUM RATINGS Symbol Rating Value Unit V IN Input Voltage (Note 1) 6. V V OUT Output Voltage.3 to V IN +.3 V V CE Chip Enable Input.3 to 6. V T J(MAX) Maximum Junction Temperature 15 C T STG Storage Temperature 55 to 15 C ESD HBM ESD Capability, Human Body Model (Note 2) 2 V ESD MM ESD Capability, Machine Model (Note 2) 2 V Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area. 2. This device series incorporates ESD protection and is tested by the following methods: ESD Human Body Model tested per AEC-Q1-2 (EIA/JESD22-A114) ESD Machine Model tested per AEC-Q1-3 (EIA/JESD22-A115) Latchup Current Maximum Rating tested per JEDEC standard: JESD78 THERMAL CHARACTERISTICS Symbol Rating Value Unit R JA Thermal Characteristics, Thermal Resistance, Junction-to-Air XDFN4 1 1mm SOT 563 TSOP 5 25 2 25 C/W Figure 2. Simplified Block Diagram 2

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 1.2 V ( 4 C T J 85 C; V IN = 2.5 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 3) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 1.188 1.2 1.212 V 4 C T J 85 C 1.176 1.2 1.224 Line Reg Line Regulation 2.5 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 2.5 V 2 1 2 mv V DO Dropout Voltage (Note 4) mv I OUT Output Current (Note 5) 15 ma I SC Short Circuit Current Limit V OUT = V 225 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pin Current V EN V IN 5.5 V (Note 6) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 2.2 V + 2 mvpp Modulation I OUT = 15 ma I OUT = 1 ma 57 63 db V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma, f = 1 Hz to 1 MHz, C OUT = 1 F 85 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 6) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 6) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 6) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 4. Not Characterized at V IN = 2.2 V, V OUT = 1.2 V, I OUT = 15 ma. 5. Respect SOA. 6. Guaranteed by design and characterization. 3

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 1.5 V ( 4 C T J 85 C; V IN = 2.5 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 7) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 1.485 1.5 1.515 V 4 C T J 85 C 1.47 1.5 1.53 Line Reg Line Regulation 4.3 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 4.3 V 2 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 8) mv I OUT Output Current (Note 9) 15 ma I SC Short Circuit Current Limit V OUT = V 225 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pin Current V EN V IN 5.5 V (Note 1) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 2.5 V + 2 mvpp Modulation I OUT = 15 ma 57 db V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma, f = 1 Hz to 1 MHz, C OUT = 1 F 9 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 1) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 1) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 1) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 7. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 8. Not Characterized at V IN = 2.2 V, V OUT = 1.5 V, I OUT = 15 ma. 9. Respect SOA. 1. Guaranteed by design and characterization. 4

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 1.8 V ( 4 C T J 85 C; V IN = 2.8 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 11) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V I OUT < 3 ma 2. 5.5 V OUT Output Voltage T A = +25 C 1.782 1.8 1.818 V 4 C T J 85 C 1.764 1.8 1.836 Line Reg Line Regulation 2.8 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 2.8 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 12) 35 48 mv I OUT Output Current (Note 13) 15 ma I SC Short Circuit Current Limit V OUT = V 225 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 14) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 2.8 V + 2 mvpp Modulation I OUT = 15 ma V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 57 db 95 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 14) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 14) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 14) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 11. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 12.Characterized when V OUT falls 54 mv below the regulated voltage and only for devices with V OUT = 1.8 V. 13. Respect SOA. 14. Guaranteed by design and characterization. 5

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 2.5 V ( 4 C T J 85 C; V IN = 3.5 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 15) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 2.475 2.5 2.525 V 4 C T J 85 C 2.45 2.5 2.55 Line Reg Line Regulation 3.5 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 3.5 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 16) 24 33 mv I OUT Output Current (Note 17) 15 ma I SC Short Circuit Current Limit V OUT = V 225 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 18) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 3.5 V + 2 mvpp Modulation I OUT = 15 ma V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 57 db 125 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 18) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 18) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 18) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 15.Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 16.Characterized when V OUT falls 75 mv below the regulated voltage and only for devices with V OUT = 2.5 V. 17. Respect SOA. 18. Guaranteed by design and characterization. 6

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 2.8 V ( 4 C T J 85 C; V IN = 3.8 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 19) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 2.772 2.8 2.828 V 4 C T J 85 C 2.744 2.8 2.856 Line Reg Line Regulation 3.8 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 3.8 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 2) 21 3 mv I OUT Output Current (Note 21) 15 ma I SC Short Circuit Current Limit V OUT = V 195 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 22) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 3.8 V + 2 mvpp Modulation I OUT = 15 ma V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 4 db 125 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 22) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 22) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 22) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 19.Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 2.Characterized when V OUT falls 84 mv below the regulated voltage and only for devices with V OUT = 2.8 V. 21. Respect SOA. 22. Guaranteed by design and characterization. 7

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 3. V ( 4 C T J 85 C; V IN = 4. V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 23) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 2.97 3. 3.3 V 4 C T J 85 C 2.94 3. 3.6 Line Reg Line Regulation 4. V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 4 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 24) 19 26 mv I OUT Output Current (Note 25) 15 ma I SC Short Circuit Current Limit V OUT = V 195 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 26) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 4. V + 2 mvpp Modulation I OUT = 15 ma V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 47 db 12 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 26) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 26) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 26) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 23.Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 24.Characterized when V OUT falls 9 mv below the regulated voltage and only for devices with V OUT = 3. V. 25. Respect SOA. 26. Guaranteed by design and characterization. 8

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 3.3 V ( 4 C T J 85 C; V IN = 4.3 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 27) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 3.267 3.3 3.333 V 4 C T J 85 C 3.234 3.3 3.366 Line Reg Line Regulation 4.3 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 4.3 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 28) 18 25 mv I OUT Output Current (Note 29) 15 ma I SC Short Circuit Current Limit V OUT = V 195 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 3) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 4.3 V + 2 mvpp Modulation I OUT = 15 ma V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 41 db 125 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 3) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 3) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 3) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 27.Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J =T A =25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 28.Characterized when V OUT falls 99 mv below the regulated voltage and only for devices with V OUT = 3.3 V. 29. Respect SOA. 3. Guaranteed by design and characterization. 9

ELECTRICAL CHARACTERISTICS VOLTAGE VERSION 3.6 V ( 4 C T J 85 C; V IN = 4.6 V; I OUT = 1 ma, C IN = C OUT = 1. F, unless otherwise noted. Typical values are at T A = +25 C.) (Note 31) Symbol Parameter Test Conditions Min Typ Max Unit V IN Operating Input Voltage 2.2 5.5 V V OUT Output Voltage T A = +25 C 3.564 3.6 3.636 V 4 C T J 85 C 3.528 3.6 3.672 Line Reg Line Regulation 4.6 V < V IN 5.5 V, I OUT = 1 ma.5.2 %/V Load Reg Load Regulation ma < I OUT 15 ma, V IN = 4.6 V 2 1 2 mv V DO Dropout Voltage I OUT = 15 ma (Note 32) 17 24 mv I OUT Output Current (Note 33) 15 ma I SC Short Circuit Current Limit V OUT = V 195 ma I Q Quiescent Current I OUT = ma.5.9 A I STB Standby Current V EN = V, T J = 25 C.1.5 A V ENH EN Pin Threshold Voltage EN Input Voltage H 1.2 V V ENL EN Pin Threshold Voltage EN Input Voltage L.4 V I EN EN Pull Down Current V EN V IN 5.5 V (Note 34) 1 na PSRR Power Supply Rejection Ratio f = 1 khz, V IN = 4.6 V + 2 mvpp Modulation I OUT = 15 ma 3 db V NOISE Output Noise Voltage V IN = 5.5 V, I OUT = 1 ma f = 1 Hz to 1 MHz, C OUT = 1 F 13 Vrms R LOW Active Output Discharge Resistance (A option only) V IN = 5.5 V, V EN = V (Note 34) 1 T SD Thermal Shutdown Temperature Temperature Increasing from T J = +25 C (Note 34) 175 C T SDH Thermal Shutdown Hysteresis Temperature Falling from T SD (Note 34) 25 C Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 31.Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T J = T A = 25 C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible. 32.Characterized when V OUT falls 18 mv below the regulated voltage and only for devices with V OUT = 3.6 V. 33. Respect SOA. 34. Guaranteed by design and characterization. 1

TYPICAL CHARACTERISTICS 1.22 1.2 1.82 1.8 OUTPUT VOLTAGE (V) 1.198 1.196 1.194 1.192 1.19 4 2 2 Vin = 2.2 V 4 Vin = 3. V xxx12tyg Iout = 1 ma 6 8 OUTPUT VOLTAGE (V) 1.798 1.796 1.794 1.792 1.79 4 2 2 Vin = 2.8 V 4 Vin = 3.5 V xxx18tyg Iout = 1 ma 6 8 TEMPERATURE ( C) TEMPERATURE ( C) Figure 3. Output Voltage vs. Temperature, Vout = 1.2 V Figure 4. Output Voltage vs. Temperature, Vout = 1.8 V 3.8 3.64 OUTPUT VOLTAGE (V) 3.4 3. 2.996 2.992 2.988 2.984 4 1.2 2 Vin = 5. V 2 4 TEMPERATURE ( C) Vin = 3.3 4.5 V xxx3tyg Iout = 1 ma 6 Figure 5. Output Voltage vs. Temperature, Vout = 3. V 8 OUTPUT VOLTAGE (V) 3.6 3.596 3.592 3.588 3.584 3.58 4 1.82 2 Vin = 5. V 2 4 TEMPERATURE ( C) Vin = 3.8 4.5 V xxx36tyg Iout = 1 ma 6 Figure 6. Output Voltage vs. Temperature, Vout = 3.6 V 8 OUTPUT VOLTAGE (V) 1.199 1.198 1.197 1.196 1.195 1.194 xxx12tyg 2 4 6 8 1 Vin = 2.5 V Vin = 3. V Vin = 4. V 12 14 OUTPUT VOLTAGE (V) 1.8 1.798 1.796 1.794 1.792 1.79 xxx18tyg 2 4 6 Vin = 4.5 V 8 1 Vin = 2.8 V Vin = 4. V 12 14 OUTPUT CURRENT (ma) OUTPUT CURRENT (ma) Figure 7. Output Voltage vs. Output Current, Vout = 1.2 V Figure 8. Output Voltage vs. Output Current, Vout = 1.8 V 11

TYPICAL CHARACTERISTICS OUTPUT VOLTAGE (V) 3.2 3.1 3. 2.999 2.998 2.997 2.996 xxx3tyg 2 4 Vin = 4.5 V 6 Vin = 5. V 1 OUTPUT CURRENT (ma) 12 14 Figure 9. Output Voltage vs. Output Current, Vout = 3. V 8 Vin = 4. V OUTPUT VOLTAGE (V) 3.599 3.598 3.597 3.596 3.595 3.594 3.593 xxx36tyg 2 4 6 Vin = 4.6 V Vin = 5. V 1 OUTPUT CURRENT (ma) 12 14 Figure 1. Output Voltage vs. Output Current, Vout = 3.6 V 8 Vin = 4.3 V DROPOUT VOLTAGE (mv) 45 3 xxx18tyg 4 T A = 85 C xxx25tyg 25 35 3 25 2 15 1 5 2 4 6 1 OUTPUT CURRENT (ma) 12 14 Figure 11. Dropout Voltage vs. Output Current, Vout = 1.8 V 8 T A = 4 C DROPOUT VOLTAGE (mv) 2 15 1 5 2 4 6 1 OUTPUT CURRENT (ma) 12 14 Figure 12. Dropout Voltage vs. Output Current, Vout = 2.5 V 8 T A = 85 C T A = 4 C DROPOUT VOLTAGE (mv) 25 2 15 1 5 xxx3tyg 2 4 6 1 OUTPUT CURRENT (ma) 12 14 Figure 13. Dropout Voltage vs. Output Current, Vout = 3. V 8 T A = 85 C T A = 4 C DROPOUT VOLTAGE (mv) 2 175 15 125 1 75 5 25 xxx36tyg 2 4 6 1 OUTPUT CURRENT (ma) 12 14 Figure 14. Dropout Voltage vs. Output Current, Vout = 3.6 V 8 T A = 85 C T A = 4 C 12

TYPICAL CHARACTERISTICS QUIESCENT CURRENT ( A).65.6.55.5.45.4 xxx12tyg Iout = Vout = 1.2 V Vin = 5. V Vin = 2.5 4. V QUIESCENT CURRENT ( A).65.6.55.5.45.4 xxx25tyg Iout = Vout = 2.5 V Vin = 5. V Vin = 3.5 4. V.35 4 2 2 TEMPERATURE ( C) Figure 15. Quiescent Current vs. Temperature, Vout = 1.2 V 4 6 8.35 4 2 2 TEMPERATURE ( C) Figure 16. Quiescent Current vs. Temperature, Vout = 2.5 V 4 6 8 QUIESCENT CURRENT ( A).65.6.55.5.45.4 xxx36tyg Iout = Vout = 3.6 V Vin = 5. V Vin = 4. V GROUND CURRENT ( A) 7 6 5 4 3 2 1 xxx12tyg Vout = 1.2 V Vin = 3.5 V Vin = 2.5 V.35 4 2 2 4 6 8.1.1 1 1 1 TEMPERATURE ( C) OUTPUT CURRENT (ma) Figure 17. Quiescent Current vs. Temperature, Vout = 3.6 V Figure 18. Ground Current vs. Output Current, Vout = 1.2 V GROUND CURRENT ( A) 8 7 6 5 4 3 2 xxx25tyg Vout = 2.5 V Vin = 4.5 V Vin = 3.5 V GROUND CURRENT ( A) 8 7 6 5 4 3 2 xxx36tyg Vout = 3.6 V Vin = 5. V Vin = 4.6 V 1 1.1.1 1 1 1.1.1 1 1 1 OUTPUT CURRENT (ma) OUTPUT CURRENT (ma) Figure 19. Ground Current vs. Output Current, Vout = 2.5 V Figure 2. Ground Current vs. Output Current, Vout = 3.6 V 13

TYPICAL CHARACTERISTICS 8 8 7 6 Iout = 1 ma 7 6 Iout = 1 ma PSRR (db) 5 4 1 ma 3 xxx12tyg 2 Cout = 1 F Vin = 2.2 V+ 2 mvpp modulation 1 Vout = 1.2 V 1 1k 1k 1k 1 ma 15 ma 1M PSRR (db) 5 4 1 ma 3 xxx18tyg 2 Cout = 1 F Vin = 2.8 V+ 2 mvpp modulation 1 Vout = 1.8 V 1 1k 1k 1k 1 ma 15 ma 1M FREQUENCY (Hz) FREQUENCY (Hz) Figure 21. PSRR vs. Frequency, Vout = 1.2 V Figure 22. PSRR vs. Frequency, Vout = 1.8 V 7 Iout = 1 ma 7 Iout = 1 ma 6 6 5 1 ma 1 ma 5 1 ma 1 ma PSRR (db) 4 3 xxx3tyg 2 Cout = 1 F Vin = 4. V+ 2 mvpp modulation 1 Vout = 3. V 1 1k 1k 1k 15 ma 1M PSRR (db) 4 3 xxx36tyg 2 Cout = 1 F Vin = 4.6 V+ 2 mvpp modulation 1 Vout = 3.6 V 1 1k 1k 1k 15 ma 1M FREQUENCY (Hz) FREQUENCY (Hz) Figure 23. PSRR vs. Frequency, Vout = 3. V Figure 24. PSRR vs. Frequency, Vout = 3.6 V OUTPUT VOLTAGE NOISE SPECTRAL DENSITY ( V/ Hz) 1.4 1.2 1..8.6.4.2 xxx12tyg Vout = 1.2 V Iout = 1 ma OUTPUT VOLTAGE NOISE SPECTRAL DENSITY ( V/ Hz) 2. 1.8 1.6 1.4 1.2 1..8.6.4.2 xxx18tyg Vout = 1.8 V Iout = 1 ma 1 1 1k 1k 1k 1M 1 1 1k 1k 1k 1M FREQUENCY (Hz) Figure 25. Output Voltage Noise Spectral Density, Vout = 1.2 V FREQUENCY (Hz) Figure 26. Output Voltage Noise Spectral Density, Vout = 1.8 V 14

TYPICAL CHARACTERISTICS OUTPUT VOLTAGE NOISE SPECTRAL DENSITY ( V/ Hz) 3.5 3. 2.5 2. 1.5 1..5 1 1 1k 1k FREQUENCY (Hz) xxx3tyg Vout = 3. V Iout = 1 ma 1k Figure 27. Output Voltage Noise Spectral Density, Vout = 3. V 1M OUTPUT VOLTAGE NOISE SPECTRAL DENSITY ( V/ Hz) 4. 3.5 3. 2.5 2. 1.5 1..5 1 1 1k 1k FREQUENCY (Hz) xxx36tyg Vout = 3.6 V Iout = 1 ma 1k Figure 28. Output Voltage Noise Spectral Density, Vout = 3.6 V 1M 15

TYPICAL CHARACTERISTICS Figure 29. Load Transient Response at Load Step from 1 ma to 5 ma, Vout = 1.2 V Figure 3. Load Transient Response at Load Step from.1 ma to 5 ma, Vout = 1.2 V Figure 31. Load Transient Response at Load Step from.1 ma to 1 ma, Vout = 1.2 V Figure 32. Load Transient Response at Load Step from 1 ma to 5 ma, Vout = 2.5 V Output Voltage Output Current Figure 33. Load Transient Response at Load Step from.1 ma to 5 ma, Vout = 2.5 V Figure 34. Load Transient Response at Load Step from.1 ma to 1 ma, Vout = 2.5 V 16

TYPICAL CHARACTERISTICS Figure 35. Load Transient Response at Load Step from 1mA to 5 ma, Vout= 3. V Figure 36. Load Transient Response at Load Step from.1 ma to 5 ma, Vout = 3. V Figure 37. Load Transient Response at Load Step from.1 ma to 1 ma, Vout = 3. V Figure 38. Load Transient Response at Load Step from 1 ma to 5 ma, Vout = 3.6 V Figure 39. Load Transient Response at Load Step from.1 ma to 5 ma, Vout = 3.6 V Figure 4. Load Transient Response at Load Step from.1 ma to 1 ma, Vout = 3.6 V 17

TYPICAL CHARACTERISTICS Figure 41. Output Voltage with and without Active Discharge Feature, Vout = 1.2 V Figure 42. Output Voltage with and without Active Discharge Feature, Vout = 2.5 V Figure 43. Output Voltage with and without Active Discharge Feature, Vout = 3. V Figure 44. Output Voltage with and without Active Discharge Feature, Vout = 3.6 V 18

TYPICAL CHARACTERISTICS Figure 45. Enable Turn on Response at Vout = 1.2 V Figure 46. Enable Turn on Response at Vout = 1.8 V Figure 47. Enable Turn on Response at Vout = 2.5 V Figure 48. Enable Turn on Response at Vout = 3.6 V 19

APPLICATIONS INFORMATION General The is a high performance 15 ma Linear Regulator with Ultra Low IQ. This device delivers low Noise and high Power Supply Rejection Ratio with excellent dynamic performance due to employing the Dynamic Quiescent Current adjustment which assure ultra low I Q consumption at no load state. These parameters make this device very suitable for various battery powered applications. Input Decoupling (C IN ) It is recommended to connect at least a 1 F Ceramic X5R or X7R capacitor between IN and GND pins of the device. This capacitor will provide a low impedance path for any unwanted AC signals or Noise superimposed onto constant Input Voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes. Higher capacitance and lower ESR Capacitors will improve the overall line transient response. Output Decoupling (C OUT ) The does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of 1. F or greater up to 1 F. The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended. There is recommended connect the output capacitor as close as possible to the output pin of the regulator. Enable Operation The uses the EN pin to enable /disable its device and to activate /deactivate the active discharge function at devices with this feature. If the EN pin voltage is pulled below.4 V the device is guaranteed to be disable. The active discharge transistor at the devices with Active Discharge Feature is activated and the output voltage VOUT is pulled to GND through an internal circuitry with effective resistance about 1 ohms. If the EN pin voltage is higher than 1.2 V the device is guaranteed to be enabled. The internal active discharge circuitry is switched off and the desired output voltage is available at output pin. In case the Enable function is not required the EN pin should be connected directly to input pin. Thermal Shutdown When the die temperature exceeds the Thermal Shutdown point (TSD = 175 C typical) the device goes to disabled state and the output voltage is not delivered until the die temperature decreases to 15 C. The Thermal Shutdown feature provides a protection from a catastrophic device failure at accidental overheating. This protection is not intended to be used as a substitute for proper heat sinking. Power Dissipation and Heat sinking The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. For reliable operation, junction temperature should be limited to +125 C. The maximum power dissipation the device can handle is given by: P D(MAX) TJ(MAX) T A R JA (eq. 1) The power dissipated by the device for given application conditions can be calculated from the following equations: or P D V IN IGND (I OUT ) IOUT VIN V OUT (eq. 2) V IN(MAX) P D(MAX) VOUT I OUT I OUT I GND (eq. 3) Hints VIN and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the, and make traces as short as possible. 2

ORDERING INFORMATION Device Nominal Output Voltage Marking AMX12TCG 1.2 AC AMX135TCG 1.35 AP AMX15TCG 1.5 AJ AMX17TCG 1.7 AT AMX18TCG 1.8 AD AMX19TCG 1.9 AL AMX25TCG 2.5 AE AMX28TCG 2.8 AF AMX285TCG 2.85 AK AMX3TCG 3. AA AMX31TCG 3.1 AN AMX32TCG 3.2 AQ AMX33TCG 3.3 AG AMX36TCG 3.6 AM BMX12TCG 1.2 2C BMX135TCG 1.35 2P BMX15TCG 1.5 2J BMX17TCG 1.7 2T BMX18TCG 1.8 2D BMX19TCG 1.9 2L BMX25TCG 2.5 2E BMX28TCG 2.8 2F BMX285TCG 2.85 2K BMX3TCG 3. 2A BMX31TCG 3.1 2N BMX32TCG 3.2 2Q BMX33TCG 3.3 2G BMX36TCG 3.6 2M Active Discharge Package Shipping Yes No XDFN4 1. 1. (Pb-Free) 3 / Tape & Reel 21

ORDERING INFORMATION Nominal Active Device Output Voltage Marking Discharge Package Shipping AXV12T2G 1.2 AC AXV135T2G 1.35 AL AXV15T2G 1.5 AJ AXV18T2G 1.8 AD AXV19T2G 1.9 AM AXV21T2G 2.1 AK AXV25T2G 2.5 AE AXV28T2G 2.8 AF AXV3T2G 3. AA AXV31T2G 3.1 AN AXV33T2G 3.3 AH BXV12T2G 1.2 2C BXV135T2G 1.35 2L BXV15T2G 1.5 2J BXV18T2G 1.8 2D BXV19T2G 1.9 2M BXV25T2G 2.5 2E BXV28T2G 2.8 2F BXV3T2G 3. 2A BXV31T2G 3.1 2N BXV33T2G 3.3 2H ASN12T2G 1.2 GCG ASN15T2G 1.5 GCH ASN18T2G 1.8 GCF ASN25T2G 2.5 GCE ASN28T2G 2.8 GCA ASN3T2G 3. GCC ASN33T2G 3.3 GCD Yes No Yes SOT 563 (Pb-Free) TSOP 5 (Pb-Free) 4 / Tape & Reel (Available Soon) 3 / Tape & Reel (Available Soon) For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD811/D. 22

PACKAGE DIMENSIONS XDFN4 1.x1.,.65P MX SUFFIX CASE 711AJ ISSUE A PIN ONE REFERENCE 2X.5 C D ÉÉ 2X.5 C TOP VIEW NOTE 4.5 C.5 C SIDE VIEW A B E (A3) A1 A C SEATING PLANE 4X b2 DETAIL A 4X L2 NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN.15 AND.2 mm FROM THE TERMINAL TIPS. 4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. MILLIMETERS DIM MIN MAX A.33.43 A1..5 A3.1 REF b.15.25 b2.2.12 D 1. BSC D2.43.53 E 1. BSC e.65 BSC L.2.3 L2.7.17 DETAIL A e 1 2 e/2 4X L RECOMMENDED MOUNTING FOOTPRINT* D2 45 D2 4 3 4X b.5 M C A B BOTTOM VIEW NOTE 3.65 PITCH PACKAGE OUTLINE 4X.11 4X.24 2X.52 4X.39 1.2 4X.26 DIMENSIONS: MILLIMETERS *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. 23

PACKAGE DIMENSIONS SOT 563, 6 LEAD XV SUFFIX CASE 463A ISSUE G D X A L NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETERS 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 6 5 4 1 2 3 e E Y b 65 PL.8 (.3) M X Y H E C MILLIMETERS INCHES DIM MIN NOM MAX MIN NOM MAX A.5.55.6.2.21.23 b.17.22.27.7.9.11 C D.8 1.5.12 1.6.18 1.7.3.59.5.62.7.66 E 1.1 1.2 1.3.43.47.51 e.5 BSC.2 BSC L.1.2.3.4.8.12 H E 1.5 1.6 1.7.59.62.66 SOLDERING FOOTPRINT*.3.118.45.177 1.35.531 1..394.5.5.197.197 SCALE 2:1 mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. 24

PACKAGE DIMENSIONS 2X 2X.2 NOTE 5 T.1 B.5 A T B 5 4 1 2 3 H G A TOP VIEW SIDE VIEW C D 5X S.2 C SEATING PLANE C A B J K TSOP 5 CASE 483 ISSUE M DETAIL Z END VIEW M DETAIL Z SOLDERING FOOTPRINT* NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL. 4. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED.15 PER SIDE. DIMENSION A. 5. OPTIONAL CONSTRUCTION: AN ADDITIONAL TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN.2 FROM BODY. MILLIMETERS DIM MIN MAX A B C 2.85 1.35.9 3.15 1.65 1.1 D.25.5 G.95 BSC H.1.1 J.1.26 K.2.6 M 1 S 2.5 3..95.37 1.9.74 2.4.94 1..39.7.28 SCALE 1:1 mm inches *For additional information on our Pb Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor s product/patent coverage may be accessed at /site/pdf/patent Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. Typical parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 811 USA Phone: 33 675 2175 or 8 344 386 Toll Free USA/Canada Fax: 33 675 2176 or 8 344 3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 8 282 9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 79 291 25 ON Semiconductor Website: Order Literature: http:///orderlit For additional information, please contact your local Sales Representative /D