Supplementary Information

Similar documents
Supplementary Materials for

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system

SUPPLEMENTARY INFORMATION

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

Introduction. Internet of things. Smart New World

Semiconductor Physics and Devices

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Nanofluidic Diodes based on Nanotube Heterojunctions

An X band RF MEMS switch based on silicon-on-glass architecture

Chapter 3 Fabrication

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training

Supporting Information. Vertical Graphene-Base Hot-Electron Transistor

Major Fabrication Steps in MOS Process Flow

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links

INTRODUCTION: Basic operating principle of a MOSFET:

MoS 2 nanosheet phototransistors with thicknessmodulated

Fabrication Techniques of Optical ICs

Fabrication and Usage of a Multi-turn µ-coil and a PR Channel Combined with a Dual-type GMR-SV Device

New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors

Normally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode

High throughput ultra-long (20cm) nanowire fabrication using a. wafer-scale nanograting template

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME

4H-SiC Planar MESFET for Microwave Power Device Applications

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

A Novel WL-Integrated Low-Insertion-Loss Filter with Suspended High-Q Spiral Inductor and Patterned Ground Shields

Supporting Information

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

Development of triode-type carbon nanotube field-emitter arrays with suppression of diode emission by forming electroplated Ni wall structure

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

This Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor

Supporting Information

Topic 3. CMOS Fabrication Process

Analysis of Wet Coating Thickness Effect on Transparent Conductive Electrode Performance using Silver Nanowire

Supporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Gallium nitride (GaN)

Supporting Information. Epitaxially Aligned Cuprous Oxide Nanowires for All-Oxide, Single-Wire Solar Cells

AN ABSTRACT OF THE THESIS OF. Rick E. Presley for the degree of Master of Science in

AC : EXPERIMENTAL MODULES INTRODUCING MICRO- FABRICATION UTILIZING A MULTIDISCIPLINARY APPROACH

Semiconductor Physics and Devices

Fabrication and application of a wireless inductance-capacitance coupling microsensor with electroplated high permeability material NiFe

Rudolf C. Hoffmann, Mareiki Kaloumenos, Silvio Heinschke, Peter Jakes, Emre Erdem Rüdiger-A. Eichel, and Jörg J. Schneider *,

AlGaN/GaN High-Electron-Mobility Transistor Using a Trench Structure for High-Voltage Switching Applications

State-of-the-art device fabrication techniques

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

RSC Advances.

Photolithography I ( Part 1 )

A large-area wireless power transmission sheet using printed organic. transistors and plastic MEMS switches

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Organic Electronics. Information: Information: 0331a/ 0442/

Supporting Information

MOSFET & IC Basics - GATE Problems (Part - I)

SUPPLEMENTARY INFORMATION

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

(Invited) Wavy Channel TFT Architecture for High Performance Oxide Based Displays

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate

Photolithography Technology and Application

AN ABSTRACT OF THE THESIS OF. Eric Steven Sundholm for the degree of Master of Science in

Three Terminal Devices

High Voltage Normally-off GaN MOSC- HEMTs on Silicon Substrates for Power Switching Applications

Nano-structured superconducting single-photon detector

Part 5-1: Lithography

On-chip 3D air core micro-inductor for high-frequency applications using deformation of sacrificial polymer

Vertical Integration of MM-wave MMIC s and MEMS Antennas

ABSTRACT 1. INTRODUCTION

Fabrication and Characterization of Pseudo-MOSFETs

Recent ETHZ-YEBES Developments in Low-Noise phemts for Cryogenic Amplifiers

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

SUPPLEMENTARY INFORMATION

Graphene electro-optic modulator with 30 GHz bandwidth

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

Supporting Information. High-Resolution Organic Light Emitting Diodes Patterned via Contact Printing

2007-Novel structures of a MEMS-based pressure sensor

Supplementary Information. The origin of discrete current fluctuations in a fresh single molecule junction

GaN power electronics

Power MOSFET Zheng Yang (ERF 3017,

Characterization of SOI MOSFETs by means of charge-pumping

SUPPLEMENTARY INFORMATION

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Parylene-Based Double-Layer Gate Dielectrics for

Transistor Characteristics

Supplementary Information

Micro- and Nano- Fabrication and Replication Techniques

Supplementary information for

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

Microfabrication technologies for highly-laminated thick metallic cores and 3-D integrated windings

Germanium on sapphire substrates for system-on-a-chip

Supplementary Figure S1. Characterization using X-ray diffraction (XRD). (a) Starting titanium (Ti) foil used for the synthesis (JCPDS No ).

Mobile Electrostatic Carrier (MEC) evaluation for a GaAs wafer backside manufacturing process

Synthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)

Lecture 0: Introduction

STUDY OF ARROW WAVEGUIDE FABRICATION PROCESS FOR IMPROVING SCATTERING LOSSES

Fabrication and Characterization of Pseudo-MOSFETs

Transcription:

Supplementary Information Wireless thin film transistor based on micro magnetic induction coupling antenna Byoung Ok Jun 1, Gwang Jun Lee 1, Jong Gu Kang 1,2, Seung Uk Kim 1, Ji Woong Choi 1, Seung Nam Cha 3, Jung In Sohn 3, and Jae Eun Jang 1,* 1 Daegu Gyeongbuk Institute of Science and Technology (DGIST), Department of Information and Communication Engineering, Daegu, 711-873, Korea 2 Advanced Naval Technology Center, Agency for Defense Development, Changwon, 645-600, Korea 3 University of Oxford, Department of Electrical Engineering Science, Oxford, OXI 3PJ, U. K *jang1@dgist.ac.kr

Supplementary Figure S1 Outcurve of α-igzo TFTs according to channel thickness for threshold voltage with close to 0 V. To achieve the threshold voltage (V th) with close to 0 V, the α-igzo TFTs with various thickness of channel (t c) were fabricated and characterized by transfer curve to confirm the V th. The V th was verified as the t c changed from 5 nm to 40 nm (channel width (W c) =100 μm) when applying the gate voltage (V GS) from -10 V to 20 V and the source/drain voltage (V DS) of 0.1 V. The result shows that the V th with close to 0 V can be achieved at 40 nm.

Supplementary Figure S2 Frequency characteristics of α-igzo TFTs according to channel length. The cutoff frequency of α-igzo TFT is followed by f T μ FE V GS V th 2, which mainly depends on field-effect mobility (μ 2πL FE) and c channel length (L c). We already achieved the α-igzo TFT with comparable μ FE and the α-igzo TFTs with various L c were fabricated and characterized to obtain the better frequency performance of the α-igzo TFT. The proper t c was fixed at 40 nm and L c changed from 10 um to 100 um (W c=100 μm and V DS = 0.1 V). As decreasing L c, the resistance of channel became decreased as shown in Fig S2 and the α-igzo TFT with the better frequency performance could be obtained at L c of 10 um as shown in Fig S2.

(c) Supplementary Figure S3 Fabrication of α-igzo TFTs. Fig S4 shows the fabrication process of α-igzo TFT. A glass was used as a substrate, the photoresist (PR) (AZ GXR-601) was spin-coated and patterned by using photolithography process. The gate electrode with 150 nm thick Al was deposited by using radio frequency (RF) magnetron sputtering system and lifted off in acetone and isopropyl alcohol (IPA) at ultrasonic condition. The 200 nm thick SiO 2 gate insulator was deposited by plasma enhanced chemical vapor deposition (PECVD) and etched by using reactive ion etching system with CF 4 gas and CHF 3 gas. After that, the active layer of the 80 nm thick α-igzo (InGaZnO 4 target) semiconductor was sputtered by the RF magnetron sputtering system at a gas mixing ratio of Ar/ O 2 = 50/5 (sccm/sccm), and at input power of 400 W and pressure of 5 mtorr, respectively. Then, the α-igzo was wet-etched by using buffered oxide etchant (BOE) 6:1 and annealed at 300 C for 1 hour in ambient oxygen. Finally, the source-drain electrodes were patterned with 150 nm thick Al. The fabricated α-igzo TFTs with various t c and L c are represented in Fig S4 (b-c) respectively.

Supplementary Figure S4 Fabrication process of Coil A. After pattering the PR with thickness of 2 μm, Ti and Au were deposited with about 50 nm and 500 nm thickness respectively onto glass substrate by using RF magnetron sputtering system at an input power of 200 W and the pressure of 5 mtorr. Then, the micro coil was obtained after lift-off process.

Supplementary Figure S5 Fabrication process of Coil C and properties of ZnO NWs. Fig S6 gives the fabrication process of Coil C structures. After forming the micro coil, the 50 nm ZnO seed layer was patterned by using the RF magnetron sputtering system and a photolithography process in the center of coil loop. After lift-off process of the ZnO seed layer, we used the hydrothermal process which is possible to grow uniformly ZnO NWs on the substrate. The sample was suspended upside down direction using plastic tools and was then dipped in a glass bottle filled with 20 mm solution which was mixed by hexa-methylenetetramine and zinc nitrate hexahydrate. The nutrient solution was composed of a 1:1 ration of zinc nitrate hexahydrate and hexamethylenetetramine (HMTA). Zinc nitrate salt provides Zn 2+ ions required for building up - ZnO NWs. Water molecules in the solution provide O 2 ions. The glass bottle was heated in a vacuum oven at 70 C for 48 hours. The grown ZnO NWs were rinsed with an IPA solution to clean the surface of the sample. Then the Ni layer patterned on the vertical ZnO NWs. Fig S6 shows the measurement of X-ray diffraction (XRD) and photo-luminescence (PL) spectrum are the preferred orientation of ZnO NWs. The measurement shows that ZnO NWs are formed as a single crystal.

Supplementary Figure S6 Fabrication process of Coil E. After forming the ZnO NWs/Ni MC structure, SiO 2 was deposited by PECVD system. Then, the micro coil was patterned as aligned with preformed MC structure. Supplementary Figure S7 Electrical characteristics of Schottky diode. Figure S7 shows the DC current-voltage characteristic curve of Schottky diode. When forward bias is applied, high anode current (I A) flows through the diode at a small anode voltage (V A). The lower voltage drop can serve higher switching speed and better system efficiency. When the diode is reversely biased, relatively lower reverse leakage current passes through the diode. Figure S7 shows the frequency response of the Schottky diode. The Schottky diode can be operated up to high frequency level, which the high cutoff frequency is observed over 100 khz.