Presented at the 108th Convention 2000 February Paris, France

Similar documents
Advanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs

DSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK

FPGA Based Hardware Efficient Digital Decimation Filter for - ADC

Multistage Implementation of 64x Interpolator

Implementation of Decimation Filter for Hearing Aid Application

MAGNITUDE-COMPLEMENTARY FILTERS FOR DYNAMIC EQUALIZATION

System on a Chip. Prof. Dr. Michael Kraft

Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs

4.5 Fractional Delay Operations with Allpass Filters

NH 67, Karur Trichy Highways, Puliyur C.F, Karur District DEPARTMENT OF INFORMATION TECHNOLOGY DIGITAL SIGNAL PROCESSING UNIT 3

2) How fast can we implement these in a system

Performance Analysis of FIR Filter Design Using Reconfigurable Mac Unit

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters

Problem Point Value Your score Topic 1 28 Discrete-Time Filter Analysis 2 24 Improving Signal Quality 3 24 Filter Bank Design 4 24 Potpourri Total 100

Digital Filters Using the TMS320C6000

On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications

SCUBA-2. Low Pass Filtering

FOURIER analysis is a well-known method for nonparametric

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

Understanding PDM Digital Audio. Thomas Kite, Ph.D. VP Engineering Audio Precision, Inc.

AN ABSTRACT OF THE THESIS OF. Title: Effects and Compensation of the Analog Integrator Nonidealities in Dual- GAL- C. Temes

Equalizers. Contents: IIR or FIR for audio filtering? Shelving equalizers Peak equalizers

An Overview of the Decimation process and its VLSI implementation

Module 9: Multirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering &

Channelization and Frequency Tuning using FPGA for UMTS Baseband Application

Digital AudioAmplifiers: Methods for High-Fidelity Fully Digital Class D Systems

DSP Based Corrections of Analog Components in Digital Receivers

LOW SAMPLING RATE OPERATION FOR BURR-BROWN

An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers

ADVANCES in VLSI technology result in manufacturing

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

ECE 5655/4655 Laboratory Problems

A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology

Design Low Noise Digital Decimation Filter For Sigma-Delta-ADC

DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE

Presented at the 109th Convention 2000 September Los Angeles, California, USA

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

Fully synthesised decimation filter for delta-sigma A/D converters

A Single-Bit Digital DC-Blocker Using Ternary Filtering

Low-Complexity High-Order Vector-Based Mismatch Shaping in Multibit ΔΣ ADCs Nan Sun, Member, IEEE, and Peiyan Cao, Student Member, IEEE

INF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012

The Case for Oversampling

Chapter 9. Chapter 9 275

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

ASN Filter Designer Professional/Lite Getting Started Guide

Implementation of CIC filter for DUC/DDC

Multirate DSP, part 1: Upsampling and downsampling

McGraw-Hill Irwin DIGITAL SIGNAL PROCESSING. A Computer-Based Approach. Second Edition. Sanjit K. Mitra

Digital Signal Processing of Speech for the Hearing Impaired

BandPass Sigma-Delta Modulator for wideband IF signals

A 24-Bit, 8.1-MS/s D/A Converter for Audio Baseband Channel Applications

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR

Continuously Variable Bandwidth Sharp FIR Filters with Low Complexity

SIGMA-DELTA CONVERTER

Adaptive notch filters from lossless bounded real all-pass functions for frequency tracking and line enhancing

Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes

PROBLEM SET 6. Note: This version is preliminary in that it does not yet have instructions for uploading the MATLAB problems.

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones

DIGITAL SIGNAL PROCESSING WITH VHDL

Problem Point Value Your score Topic 1 28 Filter Analysis 2 24 Filter Implementation 3 24 Filter Design 4 24 Potpourri Total 100

DIGITAL FILTERS. !! Finite Impulse Response (FIR) !! Infinite Impulse Response (IIR) !! Background. !! Matlab functions AGC DSP AGC DSP

Digital Loudspeaker Arrays driven by 1-bit signals

ECE 6560 Multirate Signal Processing Chapter 11

Implementation of FPGA based Design for Digital Signal Processing

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

DSP Filter Design for Flexible Alternating Current Transmission Systems

Signals. Continuous valued or discrete valued Can the signal take any value or only discrete values?

A Spread Spectrum Network Analyser

Lecture 390 Oversampling ADCs Part I (3/29/10) Page 390-1

Design of an Embedded System for Early Detection of Earthquake

Design Implementation Description for the Digital Frequency Oscillator

Low-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications

ELEC3104: Digital Signal Processing Session 1, 2013

The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1

Convention Paper Presented at the 116th Convention 2004 May 8 11 Berlin, Germany

Chapter 2 Basics of Sigma-Delta Modulation

Multirate DSP, part 3: ADC oversampling

One-Bit Delta Sigma D/A Conversion Part I: Theory

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10

6.976 High Speed Communication Circuits and Systems Lecture 17 Advanced Frequency Synthesizers

DSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD

The Research and Design of An Interpolation Filter Used in an Audio DAC

Quick View. Analog input time. Oversampling & pulse density modulation fs (sampling rate) >> fn (Nyquist rate)

Comparison of Different Techniques to Design an Efficient FIR Digital Filter

EE 470 Signals and Systems

Pulse Code Modulation

Multirate Filtering, Resampling Filters, Polyphase Filters. or how to make efficient FIR filters

Care and Feeding of the One Bit Digital to Analog Converter

In this column, the Filter Wizard discusses a practical application of the time realignment filtering technique described in an earlier article.

Time-skew error correction in two-channel time-interleaved ADCs based on a two-rate approach and polynomial impulse responses

Subtractive Synthesis. Describing a Filter. Filters. CMPT 468: Subtractive Synthesis

Implementing DDC with the HERON-FPGA Family

MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION

This tutorial describes the principles of 24-bit recording systems and clarifies some common mis-conceptions regarding these systems.

EECS 452 Midterm Exam (solns) Fall 2012

Discrete-Time Signal Processing (DTSP) v14

Interpolation Filters for the GNURadio+USRP2 Platform

FIR Filter for Audio Signals Based on FPGA: Design and Implementation

Error Diffusion and Delta-Sigma Modulation for Digital Image Halftoning

Transcription:

Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France AUDIO This preprint has been reproduced from the author s advance manuscript, without editing, corrections or consideration by the Review Board. The AES takes no responsibility for the contents. Additional preprints may be obtained by sending request and remittance to the Audio Engineering Society, 60 East 42nd St., New York, New York 10165-2520, USA. All rights reserved. Reproduction of this preprint, or any portion thereof, is not permitted without direct permission from the Journal of the Audio Engineering Society. AN AUDIO ENGINEERING SOCIETY PREPRINT

Direct Digital Processing of Super Audio CD Signals JAMES A S ANGUS Department of Electronics, University of York, York, England. email: jasa @ohm. york.ac. uk Efficient structures for directly processing Super Audio CD type, signals are presented. We will first review the problems of current approaches. The advantages and disadvantages of processing signals this way are discussed. The structures are then explained and the effects of coefficient accuracy are discussed. Examples of the method performing equalising transfer functions are then presented. 0. INTRODUCTION Analogue-to-digital (A/D) and digital-to-analogue (D/A) converters often use an intermediate sigma-delta modulating stage to convert signal inputs and outputs into a simple digital form for high quality conversion. In the case of A/D converters, a multibit representation of the signal is achieved with a decimating filter. Similarly, D/A converters employ interpolators to increase the sampling rate and to remove images of the baseband audio signal that are created by oversampling. The well-documented sigma-delta modulating technique [l-4], employing Nth order noise shaping, is then used to create a highly quantised two level signal. This one bit signal is a perfectly valid representation because it contains all the audio band information. This one bit signal is a perfectly valid representation because it contains all of the audio band information and is used as the information carrier in the new Super Audio CD format. Processing the one bit signal directly offers an alternative approach to signal processing and removes the decimating or interpolating requirements in an analogue interface. It also allows a simpler system structure because the interconnections are naturally serial with no implied framing. Also, because the signal is heavily oversampled, the system characteristics can approach those of high quality analogue processors. Both phase response, and distortion effects, are preserved while retaining the advantages of digital processing techniques. This paper describes filter structures that operate on one-bit signals and develops an efficient structure for realising efficient IIR filters with no multipliers. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22

1. FILTER STRUCTURES A one bit signal processor must contain two distinct sections, one to filter the audio signal and a second that converts the resulting multibit signal back to one bit one. This latter section will comprise of a quantiser and a noise shaping filter. 1.1 FIR Filters A one bit FIR filter is simple to implement. The basic system is shown in figure 1. The one bit output from the sigma-delta modulator is presented to a filter that has a traditional form comprising L taps (each taps comprises one delay unit and a coefficient multiplier) where L increases if a sharper filter cutoff is required. Filter coefficients are identical to those chosen for multibit PCM at the higher sampling rate. The signal produced at the output of the filter is a multibit signal with bit length depending on the filter coefficient length. The signal will have to be recoded so that the final output is one bit. It has already been established that low pass filtering a one bit signal will produce multibit PCM; the technique is used in A/D conversion. Therefore, provided the FIR filter is low pass or bandpass, high frequency shaped noise will be removed so that the output is PCM and can be requantised with a digital noise shaping modulator. Note that bandpass filtering with an upper cut-off at or just above the audio band edge will remove most of the high frequency noise to produce PCM and will have the effect of a normal highpass filter. An alternative FIR filter structure incorporates requantisation into the filter as shown in figure 2 for third order noise shaping. The feedback required by the noise shaper may now affect the response of the audio filter and the forward path coefficients must be adjusted to cancel the poles that are introduced. The noise shaping characteristics are not affected by the forward path coefficients. It should be noted that there is little advantage in choosing such an FIR filter structure except for the cost of saving N delay units where N is the order of the noise shaper. The main problem with one bit FIR filters are that they will be longer than the equivalent PCM one by the oversampling ratio for the same filter response. However there are two ways of implementing them more efficiently. The first way recognises that we don t care about the out of band frequency response and so can subsample the taps [9]. This means that in principle we can have miss out one less than the oversampling ratio of coefficients between each tap. This dramatically improves the computational efficiency. However in practice more taps than the minimum would be required to suppress the high frequency noise before recoding. A better technique due to Heylan [lo,l l] is to use a combination of cascaded integrators and a sparse tap FIR filter to achieve the desired response. It has the advantage of being efficient and also removes the high frequency noise. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 2

1.2 IIR Filters An obvious but expensive system to realise a second order filter is shown in figure 3 where audio filter and requantiser are placed in series. In this structure, the feedback signal is multibit. The audio filter section would have the same coefficient values as its multibit PCM equivalent and, to realise a higher order filter structure, all the second order structures could be placed before a single noise shaping modulator. The noise power introduced by this system depends on the choice of noise shaping modulator and on the wordlength of the signal fedback into the audio filter. Johns and Lewis [5] have developed a structure without multibit multipliers, figure 4. Their filter is based on the biquad structure with integrators rather than simple delays but places a noise shaping modulator of arbitrary order after each integrator. To create a higher order filter extra integrators and sets of coefficient multipliers are added with feedback taken from after the final modulator, rather than stringing second order filters together with feedback taken from the end of each stage. The designers of this filter concentrate on minimising the number of components and the system cost. Their final design using third order Butterworth noise shaping in a second order filter section would have 10 delay units, 9 multibit adders and 12 single bit coefficient multipliers. This compares to 5 delay units, 6 adders and 11 multipliers in the previous filter suggesting that this new realisation will be cheaper. Johns and Lewis point out that the signal at nodes (A) and (B) in figure 4 can take on only 4 and 8 values respectively. Subsequently the adders and multipliers directly before the two nodes can be replaced by a 4 input and 8 input multiplexer or ROM. This will have a significant cost saving. Unfortunately the noise performance of this structure is poor. An alternative structure is shown in figure 5, where the quantiser is replaced by a noise shaping modulator as shown in figure 5 for third order noise shaping. All inputs to the audio filter coefficient multipliers are one bit as the signal is fed back from a point after the quantiser. This feedback signal not only contains the desired output audio components but also the quantisation noise. This means that the quantisation noise will be shaped by the poles of the audio filter resulting in a noise peak in the middle of the audio band. In fact, the comparator is overloaded by this high magnitude/low frequency signal component for any useful input level and becomes unstable. This effect can be avoided by adding extra zeros to the noise shaping transfer function to cancel the poles added by the audio filter, as shown in figure 6. However these structures still require multi-bit multipliers in the noise shaper. A more practical topology known as the biquad structure combines both the audio and noise shaping filters using a series of integrators and a minimal number of multibit multipliers [6-81. In this new realisation, illustrated in figure 7, both the noise shaping filter and the audio filter unavoidably share poles and what would be a second order audio filter in a multibit PCM processor becomes AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 3

a (2+N)th order system where N is the order of the noise shaping filter. The system has extra coefficient multipliers in the forward path to provide zeros in the audio filter to exactly cancel the poles introduced by the noise shaper. The poles in the noise shaper introduced by the audio filter should also be cancelled as in the structure of figure 6. This structure can be efficiently implemented as it is possible to implement the NTF zero coefficient via the use of small combinations of powers of two. The main problem with this structure is that the wordlengths required for the coefficients are high (typically 32 bits for 64Fs). The internal dynamic range is also high. An improved version of this filter has been developed by Kershaw [9] and is shown in figure 8. The main difference of this structure is the presence of power of two coupling coefficients between the stages which has the effect of reducing the internal dynamic range, each stage now has similar numerical requirements. The coefficient accuracy required is also reduced to typically 16 bits for a 64Fs system. 2. IMPLEMENTATION Although these filter structures can seem complicated their implementation is straightforward. Clearly a general purpose DSP approach, while possible, is not to be recommended. Instead one is looking at an FPGA, or custom LSI, approach. The fact that the preferred structures require no multiplies is an advantage. In fact the processing is readily implemented as a series of adders whose inputs are controlled by the input and feedback bit patterns. These can be implemented using a four input multiplexer, or as a double adder structure, one to add the input and one to add the feedback. In practice both require a similar chip area for implementation. However the four input multiplexer has a slight advantage when carry times are considered but the double adder structure is easier to interpolate. This is likely, in practical applications, to favour the double adder approach. The binary powers of two feedforward coefficients can be hardwired, as can the power of two NTF zeros. Given these implementation methods, and the well-behaved scaling of the final IIR structure it is possible to implement this type of processing efficiently in FPGA or LSI technology. 3. SOME RESULTS Tone control equaliser or shelving filter design is best done with 1st order filters. For the bass cut/boost control, the analogue prototype transfer function is: H(s) =.S+ KCO, s+~, (23) where K controls the low frequency gain and 03, controls the bandwidth of frequencies which are boosted or attenuated. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 4

It can be seen that the low frequency gain, H(0) = K and the high frequency gain, H( ~0) = 1 as required by a bass control. Regalia and Mitra [ 121 implement the equaliser by using an all-pass filter. Figure 9 shows the predicted bass control transfer functions for a corner frequency of 1kHz and various values of gain ranging from -4OdB to +40dB Figure 10 shows the STF and NTFs of the bass control by simulation using gain values of -2OdB, -6dB, 6dB and 20dB. 4. CONCLUSION Filter structures that can process one bit signals directly have been developed and presented. The advantages of these systems over multibit signal processors are that many component savings could be made at the price of faster clocking hardware and marginally higher coefficient wordlengths. The magnitude response of the filters can be as good as that of multibit systems and that the phase response at high frequencies are an improvement on systems that clock at the Nyquist rate. One bit digital filtering shows promise as a technique for achieving high quality system effective signal processing. 5. REFERENCES [I] Tewkesbury, S. K. and Hallock, R. W., Oversampled, Linear Predictive and Noise-Shaping Coders of Order N>l, IEEE Trans. Circuit and Systems,Vol. Cas-25, No. 7, July 1971, pp 436-447. [2] Tanaka, T. et al., 18-Bit Stereo D/A Converter with Integrated Digital and Analog Filters, Audio Engineering Society 9lst Convention, October 1991, preprint #3113 (Y-l). [3] Adams, R. W. et al., Theory and Practical Implementation of a Fifth- Order Sigma-Delta A/D Converter, Jnl. Audio Eng. Sot., Vol 39, No. 718, July/August 1991, pp 515-528. [4] Candy, J. C., A Use Of Double Integration in Sigma Delta Modulation, IEEE Trans. Comms. Vol. Corn-33, No. 3, March 1985, pp 249-258. [5] Johns, D.A. and Lewis, D.M. (1993) Design and analysis of deltasigma based IIR filters, IEEE Trans. Circuits and Systems ZZ, Vol. 40, 233-240. [6] Casey, N. M. and Angus, J. A. S., Digital Processing of Audio Signals, Audio Engineering Society 95th Convention, 7-10 October 1993, New York, USA, preprint #3717 [7] Eastty, P., Sleight, C. and Thorpe, P., Research on Cascadable Filtering, Equalisation, Gain Control and Mixing of l-bit Signals for Professional Audio Applications., Audio Engineering Society 102nd Convention, 22-25 March 1997, Munich, Germany, preprint #4444. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22

[8] J A S Angus and N M Casey, Filtering Z-A Audio Signals Directly, Audio Engineering Society 102nd Convention, 22-25 March 1997, Munich, Germany, preprint #4445. [9] Kershaw, S. (1996) X-A bitstream processors - analysis and design, PhD Thesis, Kings College, London. [lo] R L. M. Heylen and M 0. Hawksford, The Integrating Finite Impulse- Response Filter, Audio Engineering Society 94th Convention, 1993, preprint #3587. [l l] R L. M. Heylen and M 0. Hawksford, Integrating Filters for Professional and Consumer Applications, Audio Engineering Society 96th Convention, 1994, preprint #3834. [12] Regalia, P.A. and Mitra, S.K. (1987) Tunable digital frequency response equalization filters, IEEE Trans. Acoustics, Speech and Signal Processing, 35, 118-120. Audio Filter Section &-&!I!!I! an-l an ------- -+@-y-q~ Noise Shaping Section w(n) L Comparator A B C Fig 1: An Mth order one bit FIR filter with audio filter and requantiser in series. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22

Audio Filter Section Noise Shaping Section Fig 2: An Mth order one bit FIR filter with embedded third order requantiser. input Audio Filter Section x(n) al a2 a3 Noise Shaping Section M-4 J 1 B 1 Comparator v(n) Fig 3: A second order one bit IIR filter consisting of an audio filter cascaded with a requantiser. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 7

bo Y Fig 4: The Johns and Lewis one bit recursive filter with no multibit multipliers. Audio Filter Section Input x0-4 al a2 a3 Comparator bl b2 I y(n) -qgpj c2 c3 4 d3 1 Fig 5: A one bit IIR filter with one bit inputs to the audio filter section. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 8

Input x(n) -m-l Audio Filter Section 2 2 al a2 a3 Comparator h El output Fig 6: A one bit IIR filter with extra cancelling zeros in the noise shaper. 44 I I I Fig 7: A biquad one bit IIR filter realisation where audio filter and noise shaping filter share poles. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 9

Fig 8: A modified combined structure with integral power of two NTF zero and coupling coefficients. coupling coefficients. 30 - IO- % c 0 8 -lo- -6dB -12dB OdB I lo* Frequency/ HZ Figure 9 Predicted bass control transfer functions for a modified combined structure structure. / IO5 IO AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 10

IO2 IO4 Frequency I Hz IO6 Frequency I Hz IO2 IO4 Frequency I Hz IO8 IO4 Frequency I Hz Figure 10 Output spectra of one-bit a modified combined structure bass control filter and noise shaper for various gain values. AES 108th CONVENTION, PARIS, 2000 FEBRUARY 19-22 11