An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers
|
|
- Dulcie Cannon
- 6 years ago
- Views:
Transcription
1 An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers 1) SINTEF Telecom and Informatics, O. S Bragstads plass 2, N-7491 Trondheim, Norway and Norwegian University of Science and Technology (NTNU), Department of Physical Electronics, O. S Bragstads plass 2, N-7491 Trondheim, Norway 2) Norwegian University of Science and Technology (NTNU), Department of Telecommunications, O. S Bragstads plass 2, N-7491 Trondheim, Norway The idea of a software defined radio (SDR) receiver is to make as much of the signal processing as possible digital and software-defined. This has several advantages. The most obvious ones are that a single hardware terminal can then accommodate several different air interfaces, services and applications. This opens for a wide range of possibilities with respect to global roaming, backwards and forwards compatibility of radio systems etc. Another possible advantage is that the proper definition of parametrized algorithms for SDR may greatly aid manufacturers in moving from one hardware platform to another as hardware technology develops. For this to take place it is necessary that algortihms are suggested that are parmaetrizable not only with respect to varying air interfaces but also with respect to several possible hardware architectures. Among the several technological challenges faced by the SDR concept, one is the efficient flexible implementation of signal processing following immediately after the A/D converter. Due to the high bandwidth of this signal, the data rate will be very high, and the necessary hardware complexity and power consumption may easily become too high for cheap, portable equipment. The actual signal of interest will normally have a bandwidth significantly lower than the one digitized. Therefore, it is important to perform the channel filtering as close to the A/D converter as possible, thereby reducing the data rate at an early stage provided this operation can be performed at affordable cost. Another critical task is to deal with the mismatch between the actual sample rate of the A/D converter and the symbol/chip rate of the actual air interface. In a general SDR receiver, these can not be expected to be an integer multiple of each other. The process of reducing the sampling rate from the A/D converter to one which is an integer multiple of the symbol/chip rate will be termed (SRC) Included in this will also be the channel filtering. As explained in [3] the problem of sample-rate conversion can be split in an integer part and a fractional part. Because the fractional part is the more complicated one, it could be placed early in the cascade to ease the filter requirements as suggested in [3]. In an actual implementation it is the complexity or power consumption of the total system that matters. This complexity will depend on how well the chosen algorithms matches the available hardware resources. In one hardware platform memory may be scarce and computing resources abundant, in another the opposite may be the case. Often the access to fast multipliers
2 of sufficient wordlength is limited, whereas in some situations this is not a problem. In the following, we will make the quite realistic assumption that a fast multiplier is available, but for the sake of power consumption, one would like it to work at a lowest possible clock rate. An important difference between integer and fractional SRC is that the integer one can be performed by filters with fixed coefficients, while a time-varying filter is needed for fractional SRC (see next section). Hence, the integer part can be implemented without multipliers, for instance using distributed arithmetic. We are thus left with a concept where only the fractional part needs a general multiplier. In order to make the clock rate of this multiplier as low as possible, a solution is presented where the fractional part is placed after the integer part. It will be shown that by using a multirate structure, the filter requirements of the interpolator can be relaxed. This is done at the expense of extra memory for coefficient storage. In Figure 1 the overall structure of the solution is outlined. x (n) x(k) 2 α β y(m) First a sample-rate reduction by a power of two is performed. By choosing this conversion factor, the filter can be implemented by a cascade of linear phase half-band filters, each performing a decimation by two. Because approximately half of the coefficients are zero, the computational load for a given filter order is low. By choosing a sufficient number α of half-band stages, the final time-varying, fractional SRC will be by a factor β in the interval between 1 and 2. The theory and implementation of half-band filters is well known (see for instance [1]). In the remainder of the paper we will therefor concentrate on the fractional interpolator. We will also assume that matched filtering is included in the integer part, so that the only requirement of the fractional part is to suppress spectral images introduce by the interpolation process itself. When interpolating by a given rational number β =, a straight-forward solution can be found by doing an interpolation by followed by a decimation by In the context of SDR, however, we cannot assume that such a rational expression is given. We will therefore treat the problem of fractional interpolation as one involving an arbitrary (possibly irrational) factor β. As explained in [2, 4] the problem of fractional interpolation is complicated by the fact that it results in a digital filter, where the coefficients need to be computed at run-time. To make this computation as simple as possible, the use of interpolation filters (such as Lagrange interplators) is usually preferred. Polynomial interpolators generally have bad properties both with respect to transition bandwidth and stopband attenuation. A way of overcoming this is to use a multirate structure where the interpolation is carried out at a higher sampling frequency. A digital pre-filter is designed to meet the requriements in the passband and stopband. The polynomial filter will have zeros centered at the repeated spectra of the prefilter (see case study in the next section) and cancel the spectral images here. The concept is illustrated in Figure 2 below. x(k) N g(k) h(t) y(m) f s,1 f s,2
3 The polynomial filter is here shown as the simulation of an analog filter with subsequent resampling. Now, it may seem a little awkward to perform an upsampling immediately after a careful decimation to reduce the clock rate. The clue is, of course, to implement the pre-filter as a polyphase filter, and only compute those samples that are necessary to find the output of at the appropriate instances given by the output sampling frequency V2. Together the scheme is equivalent to applying an ideal D/A conversion followed by a filter ( ) = ( ) ( ) and a resampling at the new rate. The scheme was introduced by Ramstad Q and is explained in further detail in [4]. Denoting the input sampling rate V1 = 1/ 1 and the output sampling rate by V2= 1/ 2, the output sequence will be computed at instances... ( 2, 2, ( +1 2,... By using the time resolution of the filter given by τ = 1 /N, the output time instances can be expressed by an integer part P, and a fractional part ε P as follows:... ( P-1+ ε P-1) 1, ( P + ε P ) 1, ( P+1+ ε P+1) 1,... (see Figure 3). An index P = ( P mod ) determines which one out of sub-sets of coefficients for the filter should be used at each instance. denotes the order of the polynomial filter. The fractional part ε indicates where in the interval between two samples the interpolation is to be made. ε m-1 ε m ε m+1 T 1 T 2 Depending on the order of the polynomial filter, one or more multipliers will be needed for its implementation. (Actually, a multiplier-free solution is in principle possible by using a zero order polynomial. In that case the over sampling ratio will have to be large.) To reduce the number of multiplications, the two filters and may be combined to a so-called (see [2]). This solution is shown in Figure 4. x(k) j j j w w 1 w R ε y(m) In the generalized Farrow structure the pre-filter is replaced by sub-filters each of the same order as. Because only one polyphase branch is used at a time, the actual order will be only Again, the index determines which of coefficient sets to use. Note that the use of different coefficient sets does require the use of general multipliers in the sub-filters. If the over-sampling factor is low, several parallel filters may in effect be implemented, all but one being disabled at a given time instance. If distributed arithmetic is used, change of coefficients amounts only to a change of lookup-tables for precomputed sum-of-products.
4 In [3] the fractional part is placed in front of the integer one. In that case it is argued that the anti-aliasing property of the filter is more important than anti-imaging since the images can be made to fall in don t care bands. In the case with fractional part behind, the over-sampling is usually not very large, and don t care bands are of little or no use. In the subsequent design examples, we have assumed an over-sampling of two at the output of the fractional part, and designed the filters and so that sufficient stop band attenuation is obtained, suppressing all images at multiples of the original sampling frequency V1. In the first design example we consider the SINUS air interface. It is assumed that the integer part of the SRC has taken care of the channelisation and that out-of band noise is suppressed. The requirement of the fractional part will then be to suppress sufficiently the spectral images. For the case study we have assumed that a stop band attenuation of 4 db is adequate. Filter requirements are summarised in Table 1 below. Upper passband edge 2.4 MHz Lower stopband edge 7.6 MHz (lower edge of first image) Input sampling frequency V1 1 MHz (after integer decimation by 4) Output sampling frequency V MHz (twice the chip rate) Max. passband ripple.1 db Min. stopband attenuation 4 db The described approach allows the following parameters to be selected to obtain the given requirements Order of polynomial filter. Order of pre-filter. Over-sampling factor of pre-filter. These parameters can be traded off against each other to find an optimal solution for a given hardware platform. The order of the pre-filter will normally be determined by the stop band attenuation. The order of the polynomial filter can be made low by increasing the over-sampling factor. In the first example the pre-filter is designed as an equi-ripple filter with order (4 taps). This gives a stop-band attenuation of 4 db as shown in Figure 5 a). a) b)
5 The frequency range shown in Figure 5 a) is from to V1/2, since the filter operates at the upsampled rate. In in Figure 5 b) the dashed line shows the frequency response of the analog filter We see how the repeated passbands of are suppressed at each multiple of V1, and how the combined response fulfils the stop band requirement. With a generalized Farrow-structure implementation, this design would give two sub-filters, each with four taps. Ten different coefficient sets (or look-up tables using distributed arithmetic) would have to be available. The polynomial filter would require one multiplier working at the lower sampling rate. In the next example we will show how to avoid the multiplier all together. This is done by choosing a zeroorder polynomial filter. To obtain sufficient stop-band attenuation the pre-filter order is now increased to = 139 and an over sampling factor = 4 is used. The synthesis results are shown in Figure 6. a) b) With a zero-order interpolator, the generalized Farrow structure contains only one sub-filter, which is now identical to Even though the filter order is increased, the computational load of the pre-filter is actually less than in the previous example (3-4 coefficients depending on the chosen polyphase branch). In Table 2 the results are summarized together with similar results for two other air interfaces, UTRA-α and GSM. Only zero order and first order interpolators are investigated. In addition to the up sampling rate and filter order of the average number of coefficients included in the computation of each output value is noted for the various implementations. V1 V2 = = 1 1 MHz MHz α 1 MHz MHz khz khz As expected, the complexity of SINUS and UTRA-α are almost identical. However, a slightly smaller complexity is obtained for UTRA-α due to the larger transition band (smaller signal bandwidth) for this air interface. The GSM interface has the lowest filter order of the three since the relative bandwidth is smallest in this case. In all three cases the necessary order of the filters are in the same order of magnitude. This
6 means that a common architecture could be used for implementation in an SDR receiver. The sampling rate is probably prohibitively large for a DSP solution. Therefore a solution using an FPGA or a parametrizable ASIC could be imagined. Using these kinds of technology, choosing distributed arithmetic is often favourable. The average number of involved coefficients gives an indication of the complexity needed for this hardware. It is seen that this is approximately equal for all alternatives. Of course the necessary clock frequency is much smaller in the GSM case. Apart from this, the main difference between the alternatives is the necessary storage capacity, which is proportional with ( + 1) We note that the necessary capacity is only doubled by removing the multiplier (using = in stead of = ). We have then neglected the necessary coefficient wordlength, which will also determine the need of storage. A multirate structure for sample-rate conversion in software radio receivers has been presented. It has been illustrated how adjustment of parameters in the algorithm can give different implementations to fit different hardware architectures. It has been emphasized to reduce the need of general multipliers. Therefore only low order ( =, 1) polynomial interpolators have been investigated. In the studied examples it is seen that one can omit the multiplier by doubling the necessary storage space when using an implementation with distributed arithmetic. In most cases this would be a favourable tradeoff both with respect to area and power consumption. [1] R. E. Crochiere and L. R: Rabiner: Englewood Cliffs, [2] T. A. Ramstad: Proc. EUSIPCO 1998, pp [3] T. Hentschel, M. Henker, and G. Fettweis:, This conference. [4] T. A. Ramstad:, IEEE Trans. Acoust., Speech, Signal Proecessing, 32(3): , June 1984.
Implementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationTrade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters
Proceedings of the th WSEAS International Conference on CIRCUITS, Vouliagmeni, Athens, Greece, July -, (pp3-39) Trade-Offs in Multiplier Block Algorithms for Low Power Digit-Serial FIR Filters KENNY JOHANSSON,
More informationContinuously Variable Bandwidth Sharp FIR Filters with Low Complexity
Journal of Signal and Information Processing, 2012, 3, 308-315 http://dx.doi.org/10.4236/sip.2012.33040 Published Online August 2012 (http://www.scirp.org/ournal/sip) Continuously Variable Bandwidth Sharp
More informationTime-skew error correction in two-channel time-interleaved ADCs based on a two-rate approach and polynomial impulse responses
Time-skew error correction in two-channel time-interleaved ADCs based on a two-rate approach and polynomial impulse responses Anu Kalidas Muralidharan Pillai and Håkan Johansson Linköping University Post
More informationMultiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters
Multiple Constant Multiplication for igit-serial Implementation of Low Power FIR Filters KENNY JOHANSSON, OSCAR GUSTAFSSON, and LARS WANHAMMAR epartment of Electrical Engineering Linköping University SE-8
More informationThe Design and Multiplier-Less Realization of Software Radio Receivers With Reduced System Delay. K. S. Yeung and S. C. Chan, Member, IEEE
2444 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 12, DECEMBER 2004 The Design and Multiplier-Less Realization of Software Radio Receivers With Reduced System Delay K. S. Yeung
More informationComparison of Different Techniques to Design an Efficient FIR Digital Filter
, July 2-4, 2014, London, U.K. Comparison of Different Techniques to Design an Efficient FIR Digital Filter Amanpreet Singh, Bharat Naresh Bansal Abstract Digital filters are commonly used as an essential
More informationMULTIRATE DIGITAL SIGNAL PROCESSING
AT&T MULTIRATE DIGITAL SIGNAL PROCESSING RONALD E. CROCHIERE LAWRENCE R. RABINER Acoustics Research Department Bell Laboratories Murray Hill, New Jersey Prentice-Hall, Inc., Upper Saddle River, New Jersey
More informationMultirate Digital Signal Processing
Multirate Digital Signal Processing Basic Sampling Rate Alteration Devices Up-sampler - Used to increase the sampling rate by an integer factor Down-sampler - Used to increase the sampling rate by an integer
More informationMultirate DSP, part 1: Upsampling and downsampling
Multirate DSP, part 1: Upsampling and downsampling Li Tan - April 21, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion
More informationMultirate Filtering, Resampling Filters, Polyphase Filters. or how to make efficient FIR filters
Multirate Filtering, Resampling Filters, Polyphase Filters or how to make efficient FIR filters THE NOBLE IDENTITY 1 Efficient Implementation of Resampling filters H(z M ) M:1 M:1 H(z) Rule 1: Filtering
More informationOptimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for Multi-Standard Wireless Transceivers
Optimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for ulti-standard Wireless Transceivers ANDEEP SINGH SAINI 1, RAJIV KUAR 2 1.Tech (E.C.E), Guru Nanak Dev Engineering College, Ludhiana, P.
More informationInterpolation Filters for the GNURadio+USRP2 Platform
Interpolation Filters for the GNURadio+USRP2 Platform Project Report for the Course 442.087 Seminar/Projekt Signal Processing 0173820 Hermann Kureck 1 Executive Summary The USRP2 platform is a typical
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationOptimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System
Optimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System Er. Kamaldeep Vyas and Mrs. Neetu 1 M. Tech. (E.C.E), Beant College of Engineering, Gurdaspur 2 (Astt. Prof.), Faculty
More informationPart One. Efficient Digital Filters COPYRIGHTED MATERIAL
Part One Efficient Digital Filters COPYRIGHTED MATERIAL Chapter 1 Lost Knowledge Refound: Sharpened FIR Filters Matthew Donadio Night Kitchen Interactive What would you do in the following situation?
More informationSine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio
Indian Journal of Science and Technology, Vol 9(44), DOI: 10.17485/ijst/2016/v9i44/99513, November 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Sine and Cosine Compensators for CIC Filter Suitable
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationLow-Power Decimation Filter Design for Multi-Standard Transceiver Applications
i Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications by Carol J. Barrett Master of Science in Electrical Engineering University of California, Berkeley Professor Paul R. Gray,
More informationSimulation of Frequency Response Masking Approach for FIR Filter design
Simulation of Frequency Response Masking Approach for FIR Filter design USMAN ALI, SHAHID A. KHAN Department of Electrical Engineering COMSATS Institute of Information Technology, Abbottabad (Pakistan)
More informationOn the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients
On the ost Efficient -Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients Kartik Nagappa Qualcomm kartikn@qualcomm.com ABSTRACT The standard design procedure for
More informationDesign of Cost Effective Custom Filter
International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X, www.ijerd.com Volume 2, Issue 6 (August 2012), PP. 78-84 Design of Cost Effective Custom Filter Ankita
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS
ON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS 1 Ali A. Ghrayeb New Mexico State University, Box 30001, Dept 3-O, Las Cruces, NM, 88003 (e-mail: aghrayeb@nmsu.edu) ABSTRACT Sandia National Laboratories
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationList and Description of MATLAB Script Files. add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision.
List and Description of MATLAB Script Files 1. add_2(n1,n2,b) add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision. Script file forms sum using 2-compl arithmetic with b bits
More informationDesign and Implementation of Efficient FIR Filter Structures using Xilinx System Generator
International Journal of scientific research and management (IJSRM) Volume 2 Issue 3 Pages 599-604 2014 Website: www.ijsrm.in ISSN (e): 2321-3418 Design and Implementation of Efficient FIR Filter Structures
More informationECE 6560 Multirate Signal Processing Lecture 9
Multirate Signal Processing Lecture 9 Dr. Bradley J. Bazuin estern Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 193. Michigan Ave. Kalamazoo
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationDesign and Simulation of Two Channel QMF Filter Bank using Equiripple Technique.
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. I (Mar-Apr. 2014), PP 23-28 e-issn: 2319 4200, p-issn No. : 2319 4197 Design and Simulation of Two Channel QMF Filter Bank
More informationQuantized Coefficient F.I.R. Filter for the Design of Filter Bank
Quantized Coefficient F.I.R. Filter for the Design of Filter Bank Rajeev Singh Dohare 1, Prof. Shilpa Datar 2 1 PG Student, Department of Electronics and communication Engineering, S.A.T.I. Vidisha, INDIA
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationSDR Applications using VLSI Design of Reconfigurable Devices
2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology SDR Applications using VLSI Design of Reconfigurable Devices P. A. Lovina 1, K. Aruna Manjusha
More informationAUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering
More informationECE 6560 Multirate Signal Processing Chapter 13
Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.
More informationNarrow-Band and Wide-Band Frequency Masking FIR Filters with Short Delay
Narrow-Band and Wide-Band Frequency Masking FIR Filters with Short Delay Linnéa Svensson and Håkan Johansson Department of Electrical Engineering, Linköping University SE8 83 Linköping, Sweden linneas@isy.liu.se
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationVLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION
VLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION K. GOUTHAM RAJ 1 K. BINDU MADHAVI 2 goutham.thyaga@gmail.com 1 Bindumadhavi.t@gmail.com 2 1 PG Scholar, Dept of ECE, Hyderabad Institute
More informationInterpolated Lowpass FIR Filters
24 COMP.DSP Conference; Cannon Falls, MN, July 29-3, 24 Interpolated Lowpass FIR Filters Speaker: Richard Lyons Besser Associates E-mail: r.lyons@ieee.com 1 Prototype h p (k) 2 4 k 6 8 1 Shaping h sh (k)
More informationParallel Digital Architectures for High-Speed Adaptive DSSS Receivers
Parallel Digital Architectures for High-Speed Adaptive DSSS Receivers Stephan Berner and Phillip De Leon New Mexico State University Klipsch School of Electrical and Computer Engineering Las Cruces, New
More informationModule 9: Multirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering &
odule 9: ultirate Digital Signal Processing Prof. Eliathamby Ambikairajah Dr. Tharmarajah Thiruvaran School of Electrical Engineering & Telecommunications The University of New South Wales Australia ultirate
More informationA Computational Efficient Method for Assuring Full Duplex Feeling in Hands-free Communication
A Computational Efficient Method for Assuring Full Duplex Feeling in Hands-free Communication FREDRIC LINDSTRÖM 1, MATTIAS DAHL, INGVAR CLAESSON Department of Signal Processing Blekinge Institute of Technology
More informationApplication of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering
Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering Vishal Awasthi, Krishna Raj Abstract In many communication and signal processing systems, it is highly desirable to implement
More informationNoise removal example. Today s topic. Digital Signal Processing. Lecture 3. Application Specific Integrated Circuits for
Application Specific Integrated Circuits for Digital Signal Processing Lecture 3 Oscar Gustafsson Applications of Digital Filters Frequency-selective digital filters Removal of noise and interfering signals
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationMultistage Implementation of 64x Interpolator
ISSN: 78 33 Volume, Issue 7, September Multistage Implementation of 6x Interpolator Rahul Sinha, Scholar (M.E.), CSIT DURG. Sonika Arora, Associate Professor, CSIT DURG. Abstract This paper presents the
More informationPerformance Analysis of FIR Digital Filter Design Technique and Implementation
Performance Analysis of FIR Digital Filter Design Technique and Implementation. ohd. Sayeeduddin Habeeb and Zeeshan Ahmad Department of Electrical Engineering, King Khalid University, Abha, Kingdom of
More informationECE 6604: Personal and Mobile Communications Course project. Design issues and challenges in sample rate conversion for Software Defined Radio systems
Guillaume-Jean Herbiet GTID : 902141603 gjh@gatech.edu ECE 6604: Personal and Mobile Communications Course project Design issues and challenges in sample rate conversion for Software Defined Radio systems
More informationDA based Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications
DA ased Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications E. Chitra 1, T. Vigneswaran 2 1 Asst. Prof., SRM University, Dept. of Electronics and Communication Engineering,
More informationSubband coring for image noise reduction. Edward H. Adelson Internal Report, RCA David Sarnoff Research Center, Nov
Subband coring for image noise reduction. dward H. Adelson Internal Report, RCA David Sarnoff Research Center, Nov. 26 1986. Let an image consisting of the array of pixels, (x,y), be denoted (the boldface
More informationDesign of Two-Channel Low-Delay FIR Filter Banks Using Constrained Optimization
Journal of Computing and Information Technology - CIT 8,, 4, 341 348 341 Design of Two-Channel Low-Delay FIR Filter Banks Using Constrained Optimization Robert Bregović and Tapio Saramäki Signal Processing
More informationOn the design and efficient implementation of the Farrow structure. Citation Ieee Signal Processing Letters, 2003, v. 10 n. 7, p.
Title On the design and efficient implementation of the Farrow structure Author(s) Pun, CKS; Wu, YC; Chan, SC; Ho, KL Citation Ieee Signal Processing Letters, 2003, v. 10 n. 7, p. 189-192 Issued Date 2003
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationDigital Processing of Continuous-Time Signals
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationCopyright S. K. Mitra
1 In many applications, a discrete-time signal x[n] is split into a number of subband signals by means of an analysis filter bank The subband signals are then processed Finally, the processed subband signals
More informationFrequency-Response Masking FIR Filters
Frequency-Response Masking FIR Filters Georg Holzmann June 14, 2007 With the frequency-response masking technique it is possible to design sharp and linear phase FIR filters. Therefore a model filter and
More informationFOURIER analysis is a well-known method for nonparametric
386 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY 2005 Resonator-Based Nonparametric Identification of Linear Systems László Sujbert, Member, IEEE, Gábor Péceli, Fellow,
More informationFilter Banks I. Prof. Dr. Gerald Schuller. Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany. Fraunhofer IDMT
Filter Banks I Prof. Dr. Gerald Schuller Fraunhofer IDMT & Ilmenau University of Technology Ilmenau, Germany 1 Structure of perceptual Audio Coders Encoder Decoder 2 Filter Banks essential element of most
More informationDigital Processing of
Chapter 4 Digital Processing of Continuous-Time Signals 清大電機系林嘉文 cwlin@ee.nthu.edu.tw 03-5731152 Original PowerPoint slides prepared by S. K. Mitra 4-1-1 Digital Processing of Continuous-Time Signals Digital
More informationAN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE
AN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE Chris Dick Xilinx, Inc. 2100 Logic Dr. San Jose, CA 95124 Patrick Murphy, J. Patrick Frantz Rice University - ECE Dept. 6100 Main St. -
More informationOptimal Sharpening of CIC Filters and An Efficient Implementation Through Saramäki-Ritoniemi Decimation Filter Structure (Extended Version)
Optimal Sharpening of CIC Filters and An Efficient Implementation Through Saramäki-Ritoniemi Decimation Filter Structure (Extended Version) Ça gatay Candan Department of Electrical Engineering, ETU, Ankara,
More informationDIGITAL representation of analog signals has a lot of
Proceedings of the Federated Conference on Computer Science and Information Systems pp. 701 706 ISBN 978-83-60810-51-4 Fractional Delay Filter Design for Sample Rate Conversion Marek Blok Faculty of Electronics,
More informationarxiv: v1 [cs.it] 9 Mar 2016
A Novel Design of Linear Phase Non-uniform Digital Filter Banks arxiv:163.78v1 [cs.it] 9 Mar 16 Sakthivel V, Elizabeth Elias Department of Electronics and Communication Engineering, National Institute
More informationInterpolation Error in Waveform Table Lookup
Carnegie Mellon University Research Showcase @ CMU Computer Science Department School of Computer Science 1998 Interpolation Error in Waveform Table Lookup Roger B. Dannenberg Carnegie Mellon University
More informationDDC_DEC. Digital Down Converter with configurable Decimation Filter Rev Block Diagram. Key Design Features. Applications. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL Core 16-bit signed input/output samples 1 Digital oscillator with > 100 db SFDR Digital oscillator phase resolution of 2π/2
More informationAdvanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements
Advanced Architectures for Self- Interference Cancellation in Full-Duplex Radios: Algorithms and Measurements Dani Korpi, Mona AghababaeeTafreshi, Mauno Piililä, Lauri Anttila, Mikko Valkama Department
More informationDesign of a Sharp Linear-Phase FIR Filter Using the α-scaled Sampling Kernel
Proceedings of the 6th WSEAS International Conference on SIGNAL PROCESSING, Dallas, Texas, USA, March 22-24, 2007 129 Design of a Sharp Linear-Phase FIR Filter Using the -scaled Sampling Kernel K.J. Kim,
More informationEECS 452 Midterm Exam (solns) Fall 2012
EECS 452 Midterm Exam (solns) Fall 2012 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Section I /40 Section
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More information(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters
FIR Filter Design Chapter Intended Learning Outcomes: (i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters (ii) Ability to design linear-phase FIR filters according
More informationFPGA IMPLEMENTATION OF COEFFICIENT DECIMATED POLYPHASE FILTER BANK STRUCTURE FOR MULTISTANDARD COMMUNICATION RECEIVER
FPGA IMPLEMENTATION OF COEFFICIENT DECIMATED POLYPHASE FILTER BANK STRUCTURE FOR MULTISTANDARD COMMUNICATION RECEIVER P. KALPANA DEVI 1, R. S. BHUVANESHWARAN 2 1 Assistant Professor, Prathyusha Institute
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationPresented at the 108th Convention 2000 February Paris, France
Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France
More informationI. Introduction. Reddy, Telangana. Ranga Reddy, Telangana. 3 Professor, HOD, Dept of ECE, Sphoorthy Engineering College, Nadergul, Saroor Nagar, Ranga
An Optimized Design of Area Delay Power Efficient Architecture for Reconfigurable FIR Filter K.Sowjanya 1 K.Santhosh Kumar 2 Dr.K.Siva Kumara Swamy 3 sowjanyakoriginja@gmail.com 1 skanaparthy@gmail.com
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationInterpolators And Interpolation
Interpolators And Interpolation 1 Applications Fixed Up-Sampler Interpolators Fixed Down-Sample Filters Reduced Cost Filtering When Large Ratio of Sample Rate to Bandwidth Timing Recovery Re-Sampling of
More informationComparison of interpolator realizations for high quality audio signals
Comparison of interpolator realizations for high quality audio signals Adam Dąbrowski, Krzysztof Sozański # Poznań University of Technology, Institute of Electronics and Telecommunications Division for
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationProceedings of the 5th WSEAS Int. Conf. on SIGNAL, SPEECH and IMAGE PROCESSING, Corfu, Greece, August 17-19, 2005 (pp17-21)
Ambiguity Function Computation Using Over-Sampled DFT Filter Banks ENNETH P. BENTZ The Aerospace Corporation 5049 Conference Center Dr. Chantilly, VA, USA 90245-469 Abstract: - This paper will demonstrate
More informationSample Rate Conversion for Software Radio
SOFTWARE AND DSP IN RADIO Sample Rate Conversion or Sotware Radio Tim Hentschel and Gerhard Fettweis, Dresden University o Technology ABSTRACT Sotware radio terminals must be able to process many various
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More information(i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters
FIR Filter Design Chapter Intended Learning Outcomes: (i) Understanding of the characteristics of linear-phase finite impulse response (FIR) filters (ii) Ability to design linear-phase FIR filters according
More informationSchool of Computer Engineering, Supelec, Rennes Nanyang Technological University, France SCEE. Singapore
FLEXIBILITY, HARDWARE REUSE AND POWER CONSUMPTION ISSUES IN THE DIGITAL FRONT-END OF MULTISTANDARD SDR HANDSETS Navin Michael SCEE School of Computer Engineering, Supelec, Rennes Nanyang Technological
More informationConvention Paper 8648
Audio Engineering Society Convention Paper 8648 Presented at the 132nd Convention 212 April 26 29 Budapest, Hungary This Convention paper was selected based on a submitted abstract and 75-word precis that
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationTUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS. Waqas Akram and Earl E. Swartzlander, Jr.
TUNABLE MISMATCH SHAPING FOR QUADRATURE BANDPASS DELTA-SIGMA DATA CONVERTERS Waqas Akram and Earl E. Swartzlander, Jr. Department of Electrical and Computer Engineering University of Texas at Austin Austin,
More informationFPGA Implementation of Desensitized Half Band Filters
The International Journal Of Engineering And Science (IJES) Volume Issue 4 Pages - ISSN(e): 9 8 ISSN(p): 9 8 FPGA Implementation of Desensitized Half Band Filters, G P Kadam,, Mahesh Sasanur,, Department
More informationMultiplierless Multi-Standard SDR Channel Filters
Multiplierless Multi-Standard SDR Channel Filters Douglas L. Maskell, A.P. Vinod and Graham S. Woods School of Computer Engineering Nanyang Technological University, Singapore James Cook University, Townsville,
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationThe Digital Front-End Bridge Between RFand Baseband-Processing
The Digital Front-End Bridge Between RFand Baseband-Processing Tim Hentschel and Gerhard Fettweis - Dresden University of Technology - 1 Introduction 1.1 The front-end of a digital transceiver The first
More informationDesign and Performance Analysis of a Reconfigurable Fir Filter
Design and Performance Analysis of a Reconfigurable Fir Filter S.karthick Department of ECE Bannari Amman Institute of Technology Sathyamangalam INDIA Dr.s.valarmathy Department of ECE Bannari Amman Institute
More informationDesign and Implementation on a Sub-band based Acoustic Echo Cancellation Approach
Vol., No. 6, 0 Design and Implementation on a Sub-band based Acoustic Echo Cancellation Approach Zhixin Chen ILX Lightwave Corporation Bozeman, Montana, USA chen.zhixin.mt@gmail.com Abstract This paper
More informationNonuniform multi level crossing for signal reconstruction
6 Nonuniform multi level crossing for signal reconstruction 6.1 Introduction In recent years, there has been considerable interest in level crossing algorithms for sampling continuous time signals. Driven
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More informationIEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 50, NO. 12, DECEMBER
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 50, NO. 12, DECEMBER 2002 1865 Transactions Letters Fast Initialization of Nyquist Echo Cancelers Using Circular Convolution Technique Minho Cheong, Student Member,
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 5: Data Conversion ADC Background/Theory Examples Background Physical systems are typically analogue To apply digital signal processing, the analogue signal
More information