--- An integrated 3D EM design flow for EM/Circuit Co-Design

Similar documents
MMIC/RFIC Packaging Challenges Webcast (July 28, AM PST 12PM EST)

Innovations in EDA Webcast Series

When Should You Apply 3D Planar EM Simulation?

Using Sonnet EM Analysis with Cadence Virtuoso in RFIC Design. Sonnet Application Note: SAN-201B July 2011

Design and Analysis of Novel Compact Inductor Resonator Filter

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

EMDS for ADS Momentum

Optimal design methodology for RF SiP - from project inception to volume manufacturing

Agilent EEsof EDA. Enabling First Pass Success. Chee Keong, Teo Business Development Manager EEsof South Asia. Agilent Restricted

!"#$"%&' ()#*+,-+.&/0(

The wireless industry

Session 4: Mixed Signal RF

Synthesis of Optimal On-Chip Baluns

A passive circuit based RF optimization methodology for wireless sensor network nodes. Article (peer-reviewed)

Signal Integrity Modeling and Simulation for IC/Package Co-Design

Multilayer VIA simulations using ADS Anurag Bhargava, Application Consultant, Agilent EEsof EDA, Agilent Technologies

INSIGHT SiP. RF System in Package, design methodology and practical examples of highly integrated systems

EM Insights Series. Episode #1: QFN Package. Agilent EEsof EDA September 2008

Evaluation of Package Properties for RF BJTs

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Inductor Modeling of Integrated Passive Device for RF Applications

Agilent EEsof EDA.

2. Design Recommendations when Using EZRadioPRO RF ICs

Front-To-Back MMIC Design Flow with ADS. Speed MMICs to market Save money and achieve high yield

Using Analyst TM to Quickly and Accurately Optimize a Chip-Module-Board Transition

Application Note 5525

CMT2300AW Schematic and PCB Layout Design Guideline

Application Note 1330

MSPP Page 1. MSPP Competencies in SiP Integration for Wireless Applications

Johanson Technology, Inc. 2450BM14A0002 Matched Balun for the Nordic nrf24l01/nrf24l01+ Chipsets. November 2009

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

MGA MMIC RF amplifier applications PAG. 1

AWR. SIP Flow White Paper UNDERSTANDING AVAILABLE TOOLS FOR RF SYSTEM-IN-PACKAGE AND MULTI-CHIP-MODULE DESIGN AND OPTIMIZATION

Anaren 0805 (B0809J50ATI) balun optimized for Texas Instruments CC1100/CC1101 Transceiver

DESIGN AND PERFORMANCE ANALYSIS OF RADIO FREQUENCY MEANDERED-LINE MICROSTRIPS

Antenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines

Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields

Flip-Chip for MM-Wave and Broadband Packaging

Top View (Near-side) Side View Bottom View (Far-side) .89±.08. 4x.280. Orientation Marker Orientation Marker.

Lecture 5: Dynamic Link

Analysis signal transitions characteristics of BGA-via multi-chip module Baolin Zhou1,a, Dejian Zhou1,b

MAX2045/MAX2046/MAX2047 Evaluation Kits

Optimization of Symmetric Spiral Inductors On Silicon Substrate

Tutorial: Getting Started with RFIC Inductor Toolkit

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Low Noise Amplifier Design Methodology Summary By Ambarish Roy, Skyworks Solutions, Inc.

Signal Integrity Design of TSV-Based 3D IC

DESIGN OF HIGH POWER AND EFFICIENT RF LDMOS PA FOR ISM APPLICATIONS

Using Accurate Component Models to Achieve First-Pass Success in Filter Design

Electrical Test Vehicle for High Density Fan-Out WLP for Mobile Application. Institute of Microelectronics 22 April 2014

Fraunhofer IZM - ASSID

Innovative Electrical Thermal Co-design of Ultra-high Q TPV-based 3D Inductors. Glass Packages

ECE 145A/218A, Lab Project #1a: passive Component Test.

Understanding, measuring, and reducing output noise in DC/DC switching regulators

Streamlined Design of SiGe Based Power Amplifiers

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

Demystifying Vias in High-Speed PCB Design

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

AN4819 Application note

RF Board Design for Next Generation Wireless Systems

ROBUSPIC Workshop. ESSDERC 06 Montreux, Switzerland Friday 22 nd of September. ESSDERC 06, Montreux ROBUSPIC Workshop A.

1-24 GHz Distributed Driver Amplifier

LTCC-Breitband-Balun. für einen Gegentaktverstärker

Maxim Integrated Products 1

EDA Toolsets for RF Design & Modeling

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

SiP packaging technology of intelligent sensor module. Tony li

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

Controlled Impedance Line Designer

Index. Cambridge University Press Silicon Photonics Design Lukas Chrostowski and Michael Hochberg. Index.

A Simulation Methodology for Wirebonds Interconnects of Radiofrequency Integrated Circuits

Time Domain EM Modelling. W. Simon, , serv0

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

MACP Temperature Compensated Directional RMS Power Detector GHz Rev. V1 Features Functional Schematic Description Pin Configuration 3

544 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 31, NO. 3, AUGUST /$ IEEE

Ruth Kastner Eli Moshe. Embedded Passives, Go for it!

Wide-Band Two-Stage GaAs LNA for Radio Astronomy

8x8 Red Blue Green Yellow Audio Indicator

K-band Waveguide BPF Design using Agilent EMPro Anurag Bhargava Application Consultant Agilent EEsof EDA

EM Simulation of Automotive Radar Mounted in Vehicle Bumper

Integrated Passive Device (IPD) Technology for Wireless Applications

Top View (Near-side) Side View Bottom View (Far-side) ± ±.08. 4x.28. Orientation Marker Balanced port 1.

AN-1370 APPLICATION NOTE

Chapter 2. Inductor Design for RFIC Applications

Introduction to EMI/EMC Challenges and Their Solution

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Characterization of on-chip balun with patterned floating shield in 65 nm CMOS

Design Considerations for Highly Integrated 3D SiP for Mobile Applications

Ultra-Wide-Band (UWB) Band-Pass-Filter Using Integrated Passive Device (IPD) Technology for Wireless Applications. STATS ChipPAC D&C YongTaek Lee

CMD175P GHz 5-Bit Digital Phase Shifter. Features. Functional Block Diagram. Description

Evaluate: MAX2828/MAX2829. MAX2828/MAX2829 Evaluation Kits. General Description. Features. Quick Start. Connections and Setup. Test Equipment Required

RFPA5542 WLAN POWER AMPLIFIER 5 GHz WLAN PA (11a/n/ac)

Modeling Physical PCB Effects 5&

CHAPTER 4. Practical Design

Return loss (db) Insertion loss (db) .56±.06 TBD. GND / DC Feed 1 + RF GND 2. Unbalanced Port Balanced Port Balanced Port.

300 frequencies is calculated from electromagnetic analysis at only four frequencies. This entire analysis takes only four minutes.

Henry Lau Lexiwave Technology, Inc

Model BD1631J50100AHF

Equivalent Circuit Model Overview of Chip Spiral Inductors

Packaged mm-wave GaN, GaAs and Si ICs for 5G and automotive radar

Transcription:

ADS users group meeting 2009 Rome 13/05, Böblingen 14-15/05, Massy 16/06 --- An integrated 3D EM design flow for EM/Circuit Co-Design

Motivations and drivers for co-design Throw-The-Die-Over-The-Wall, the old way breaks down due to much smaller form factors of packages, chips, and so on Multichip modules, and stacked die become more common are now forcing IC and package designers to work together more closely Devices much closer in proximity induce parasitic couplings between them Increased use of multilayer embedded structures Requires more thorough circuit and EM (electromagnetic)-simulation and analysis among the IC, package, and pc board Chips Packages RF SiP SiP SMD PoP Board

Co-design case study Top layout view Die paddle Silicon Sub RF Board Input LTCC Balun DFN Package Output LTCC Balun

Sequential design process (1) Design of Differential RFIC PA RFIC PA Ideal Balun for Simulation Test

Sequential design process (2) Design of LTCC Balun S11 S21 & S31 Design Frequency: 2.45GHz

Sequential design process (3) Design of DFN package EM simulation Board 3D Bond Wire Connections Board Connections PCB via from Package to GND

Is the design completed? Every aspect of designs is done! IC design Balun design Package design Will the final (put all together) work as expected?

Integration (2) Simulation of Balun + RFIC PA + Package + Board Package S-Parameter Input Balun S-Parameter RFIC PA Sub-Circuit Output Balun S-Parameter

Design integration observations Pin Connectivity not obvious Pin Connectivity of different components is time consuming. It took 10 min to an ADS experienced user to create the final design. Pin Connectivity is error prone Now (only now!) we are going to discover the result of the integration of our different blocs.

Unexpected Parasitic Resonance! Parasitic resonances due to the interaction RFIC and package!

Customer experience with the non-integrated approach Non-Integrated EM Flow Minutes in the chart above represent additional design overhead

Chip-Package-Board (System) Co-Design Methodology Concurrently design chips, packages, and boards together to produce the cost effective, optimized electronic system that meets the performance goals both in frontend and backend design process Replace Throw-The-Die-Over-The-Wall old way ADS offers the best design platform for high speed and high frequency co-design Chips Packages RF SiP SiP SMD PoP Board

Use Agilent 3D EM without leaving ADS! ADS Layout with standard 3D components EMDS in ADS ADS circuit simulation with 3D components 3DEM integration in ADS design flow reduces design time, and risk of errors. Eliminate: - Transfer of design from ADS to stand-alone EM tool through GDS or Gerber files. - New assignment of material properties for each GDS or Gerber import. - New assignment of ports for each GDS or Gerber import. - Import of S parameters in ADS with the use of Layout Components

Why do we need 3D Fullwave EM for LTCC or Laminate designs? 3D View of the LTCC balun over the PC Board extended on the Z-axis by the ADS layout 3D viewer. L/C balun passives Balun design includes integrated inductors and capacitances. Dielectric bricks are not laterally infinite 3D Fullwave EM addresses these issues! Board

Why do we need 3D Fullwave EM for Package designs? 3D View of DFN package over RF Board. Extended on Z-axis 8 pin connections Package pins below the structure soldered on the RF Board Bond Wire connections have an arbitrary 3D shape 3D Fullwave EM addresses these issues! Board Board Connections 3D Bond Wire Connections PCB via from Package to GND

EMPro Core Custom 3D Components design kit ADS Layout EMPro Core Flow: Custom 3D components generation in EMPro Connectors, Solderballs, Solder bumps, shield, packages.. Any arbitrary 3D components ADS Design kit generation in EMPro Use 3D component from ADS 3D component design kit EM/circuit co-simulation of 3D components with other circuit components either in ADS layout or schematic NEW!

3D parameterized components Library Direct insertion into layout: Connectors Packages Wire bonds Solder balls Solder bumps Spiral inductors S1 D1 D2 S2 L2 L1 Solder Ball Bottom Drawing Layer Number of Facets (or Angle) Number of Rows Number of Columns Thickness for solder mask H

3D EM Design Flow with 3D Components Design Kit in ADS Install 3D Component Design Kit Place 3D component from the palette Edit 3D Component Parameters Complete ADS Layout Done! 3D EM Simulation 3D EM (FEM) Simulation Setup Check 3D View All in ADS!

Product Vision Two operation modes of platform EMPro Standalone Integrated in ADS ADS schematic ADS layout EMPro (3D editor) FEM FDTD Momentum FEM FDTD Same product!

Summary of Integrated 3D EM Design Flow in ADS Integrated EM saves cycle time Non-Integrated EM Flow Integrated EM Flow

Summary of benefits Use of Layout components avoids connectivity errors. Each of the 3DEM based models can be parameterized. Thus allowing sweep, tuning, and optimization. No need to export your layout to an external tool for 3DEM simulations. Layout changes are automatically taken into account by the integrated 3DEM FEM solver. The 3D component library provides ready-to-use components like solder balls, connectors, SMA launches, Allows you to get the fastest return out of your 3DEM tool investments

Conclusion Concurrently design chips, packages, and boards together to produce the cost effective, optimized electronic system that meets the performance goals. The integrated 3D EM design flow saves cycle time and increases first pass design success. To learn more, visit :http://eesof.tm.agilent.com/