ASCENT Overview. European Nanoelectronics Infrastructure Access. MOS-AK Workshop, Infineon, Munich, 13 th March 2018.

Similar documents
ASCENT. European Nanoelectronics Infrastructure Access. Nicolás Cordero

Advanced PDK and Technologies accessible through ASCENT

ASCENT Open Access to 14nm PDKs T. Chiarella, N. Cordero, O. Faynot on behalf of the ASCENT teams

research in the fields of nanoelectronics

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

EUROSOI+- FP of 38 30/06/ FINAL PUBLISHABLE SUMMARY REPORT

Deliverable 4.2: TEM cross sections on prototyped Gated Resistors

Welcome to. A facility within the Nanometer Structure Consortium (nmc) at Lund University. nanolab. lund

Introduction of New Products

Nanotechnology, the infrastructure, and IBM s research projects

Energy beam processing and the drive for ultra precision manufacturing

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Atomic-Level Control of the Thermoelectric Properties in Polytypoid Nanowires

Full-screen mode Popup controls. Overview of the microscope user interface, TEM User Interface and TIA on the left and EDS on the right

Course Outcome of M.Tech (VLSI Design)

End-of-line Standard Substrates For the Characterization of organic

Fabrication of Probes for High Resolution Optical Microscopy

Collaboration: The Semiconductor Industry s Path to Survival and Growth

HOW TO CONTINUE COST SCALING. Hans Lebon

Reducing Transistor Variability For High Performance Low Power Chips

Appreciating the very little things: Status and future prospects of TEM at NUANCE

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

microelectronics services high-tech requires high-precision microelectronics services

Etch, Deposition, and Metrology Options for Cost-Effective Thin-Film Bulk Acoustic Resonator (FBAR) Production

How material engineering contributes to delivering innovation in the hyper connected world

Magellan XHR SEM. Discover the world of extreme high resolution scanning electron microscopy

Directional Growth of Ultra-long CsPbBr 3 Perovskite. Nanowires for High Performance Photodetectors

SUPPORTING INFORMATION

Progress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Development of JEM-2800 High Throughput Electron Microscope

Microscopic Structures

A Brief Introduction to Single Electron Transistors. December 18, 2011

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

MAPPER: High throughput Maskless Lithography

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

Christian Boit TUB Berlin University of Technology Sect. Semiconductor Devices. 1

CMOL: Hybrid of CMOS with Overlaid Nanogrid and Nanodevice Structure. John Zacharkow

Micro-PackS, Technology Platform. Security Characterization Lab Opening

Test Structures Basics Part 1

Scanning electron microscope

FinFET vs. FD-SOI Key Advantages & Disadvantages

IN SITU BIASING & HEATING SOLUTIONS FOR TEM PLATFORMS

SUPPLEMENTARY INFORMATION

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

Jian-Wei Liu, Jing Zheng, Jin-Long Wang, Jie Xu, Hui-Hui Li, Shu-Hong Yu*

Micro Photonics, Berlin

Instruction manual and data sheet ipca h

EECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141

Enabling Breakthroughs In Technology

Design of Analog CMOS Integrated Circuits

Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018

DATASHEET CADENCE QRC EXTRACTION

Sub-micron technology IC fabrication process trends SOI technology. Development of CMOS technology. Technology problems due to scaling

DTU DANCHIP an open access micro/nanofabrication facility bridging academic research and small scale production

Quantum Devices and Integrated Circuits Based on Quantum Confinement in III-V Nanowire Networks Controlled by Nano-Schottky Gates

The Reverberation of Successful Participation in European Cooperation Schemas

1 FUNDAMENTAL CONCEPTS What is Noise Coupling 1

3-2-1 Contact: An Experimental Approach to the Analysis of Contacts in 45 nm and Below. Rasit Onur Topaloglu, Ph.D.

Issue 89 November 2016

The Cornell NanoScale Facility: NNCI Overview

Direct Observation of Current-Induced Motion of a. 3D Vortex Domain Wall in Cylindrical Nanowires

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

INTRODUCTION TO MOS TECHNOLOGY

CS-TEM vs CS-STEM. FEI Titan CIME EPFL. Duncan Alexander EPFL-CIME

New Process Technologies Will silicon CMOS carry us to the end of the Roadmap?

Scientific Highlights 2016

Inspection-analysis Solutions for High-quality and High-efficiency Semiconductor Device Manufacturing

STM RH-ASIC capability

MYUNGHWAN PARK Westchester Park Drive, APT 1510, College Park, Maryland MOBILE : (+1) ,

Nanowire Transistors. Physics of Devices and Materials in One Dimension

Scanning electron microscope

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Dual-channel Lock-in Amplifier Module

Supporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of

SiNANO-NEREID Workshop:

Consumer Electronics: from chip to system

RESEARCH FAB MICROELECTRONICS GERMANY (FMD) The Virtual Institute for Combined Microelectronic Research and Development

Raman Spectroscopy and Transmission Electron Microscopy of Si x Ge 1-x -Ge-Si Core-Double-Shell Nanowires

CHA2098b RoHS COMPLIANT

Laser patterning and projection lithography

Module 4B7: VLSI Design, Technology, and CAD. Scanning Electron Microscopical Examination of CMOS Integrated Circuit

Alternatives to standard MOSFETs. What problems are we really trying to solve?

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

2. Pulsed Acoustic Microscopy and Picosecond Ultrasonics

The Department of Advanced Materials Engineering. Materials and Processes in Polymeric Microelectronics

JEM-F200. Multi-purpose Electron Microscope. Scientific / Metrology Instruments Multi-purpose Electron Microscope

Lecture 4. The CMOS Inverter. DC Transfer Curve: Load line. DC Operation: Voltage Transfer Characteristic. Noise in Digital Integrated Circuits

photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by

*Corresponding author.

Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application

45nm Foundry CMOS with Mask-Lite Reduced Mask Costs

Opportunities and Challenges for Nanoelectronic Devices and Processes

Low Voltage Electron Microscope

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

77 GHz VCO for Car Radar Systems T625_VCO2_W Preliminary Data Sheet

Semiconductor Process Reliability SVTW 2012 Esko Mikkola, Ph.D. & Andrew Levy

FOUNDRY SERVICE. SEI's FEATURE. Wireless Devices FOUNDRY SERVICE. SRD-800DD, SRD-500DD D-FET Process Lg=0.8, 0.5µm. Ion Implanted MESFETs SRD-301ED

Transcription:

ASCENT Overview MOS-AK Workshop, Infineon, Munich, 13 th March 2018 European Nanoelectronics Infrastructure Access Paul Roseingrave

The Challenge Cost/performance returns by scaling are diminishing Cost to achieve tape out on new nodes is increasing Technology Quarterly March 12, 2016

The infrastructure Unique opportunity: ASCENT combines Tyndall, imec and CEA-Leti s nanofabrication & electrical characterisation capabilities into a single research infrastructure and makes it accessible to all

Objectives ASCENT will: Leverage Europe s Unique advantage in nanofabrication to strengthen modeling and characterisation research community Accelerate development of advanced models at scales of 14nm and below Provide characterisation community with access to advanced test chips, flexible fabrication and advanced test and characterisation equipment Make project outputs available and easily accessible to nanoelectronics research community ASCENT offers simplified access to advanced technology and research infrastructure

Access Provided State-of-the-art 14 nm bulk FDSOI CMOS Advanced transistor and interconnect test structures Fabrication facilities for nanowires & 2D materials Advanced nanowire and nano- electrode test structures State-of-the-art 14 nm FinFET CMOS Advanced transistor and interconnect test structures Electrical & nanocharacterisation platforms Electrical & nanocharacterisation platforms Electrical & nanocharacterisation platforms www.ascent.network

340 members across 40 countries

Access Provided Test wafer/chips Electrical Characterisation Physical Characterisation Nanoscale non-standard fabrication 14nm technology data (Virtual Access) www.ascent.network

FinFET 14/28nm Material for Device Analysis Test chips/wafers 300mm wafers with Bulk FinFET devices (14nm) 300mm wafers with Planar Metal Gate devices (28nm) Digital and Analog/RF existing test chips Complete suite of test structures for Reliability/ESD/Matching/Local Layout effects/... Standard devices up to circuit level [Ring-Oscillators,...] State-of-the-art bulk FinFET device baseline

FDSOI 14/28nm Material for Device Analysis 300mm wafers with planar FDSOI and Nanowire devices SPICE models and model cards for digital: target and preliminary 14nm FDSOI 10nm FDSOI 10nm FFSOI TCAD decks FDSOI MOSFET Trigate SOI Nanowire GAA Nanowire MOSFET (mainly electrostatics) To come in the near future: Spice model for Stacked NWs (7nm tech. node)

Electrical Characterisation >500 m 2 of test labs, ~ 25 semiauto/manual 300mm probers Statistical data treatment in JMP Fully and Semi-automatic 300mm parametric testers Temperature range for test on wafers 77/10K high T Fast Pulse testing, Self-Heating characterization HF tests up to 50 GHz Noise measurements Reliability tests: hot carriers, TDDB, charge pumping, High power tests (10kV, > 100A) on 300mm prober Electrostatic discharge LAB

Electrical Characterisation Labs Open Access Test Lab Nanoscale Test Lab Reliability Test Lab Wide range of test equipment for device and wafer testing e.g.: impedance, capacitance, voltage, current, spectrum analysers, Variable Temperature, Micromanipulator Probe Stations Wide range of test equipment for packaged devices

Physical Characterisation Atomic Force Microscopy Dimension AFM Icon/Fast Scan Bruker working under glovebox (O2, H2O < 1 ppm) High Resolution Transmission Electron Microscopy FEI TECNAI G2 F 20 FEI TITAN THEMIS 80-200 kv ToF-SIMS ION TOF ToF SIMS 5 Atom Probe Tomography CAMECA FlexTAP Atom probe XRD (X-ray Diffraction) Diffractometer Smartlab RIGAKU 5 circles XPS (X-ray Photoelectron Spectroscopy) Spectrometer/microscope PHI VERSA PROBE II Ellipsometer Ultraviolet-visible ellipsometer - HORIBA JOBIN YVON UVISEL

Physical Characterisation Labs Electron Microscopy Facility Nanoscale Characterisation Optical Spectroscopy Labs Magnetic Characterisation Package Characterisation High Resolution TEM, SEM and FIB, EDAX capability AFM, SEM and electrical characterisation Raman & Optical Spectroscopy, fluorescence microscopy SQUID magnetometer for nano magnetic materials Scanning Acoustic microscope, X-ray analysis

Nanoscale fabrication Range of cleanrooms designed for flexible process & product development Silicon MOS Fabrication MEMS Fabrication Compound Semiconductor Fabrication Photonics Fab Training Facility e-beam Lithography Non-standard nano-processing

Focussed Ion Beam (FIB) Complete nanotechnology lab in one tool High resolution pole piece point-topoint resolution of 0.21 nm EDS, Oxford instruments, INCA 250, site-lock drift correction system for high resolution elemental mapping In-situ STM-TEM holders, high temperature TEM holders STEM mode with BF and HAADF detectors (0.8 nm resolution) Oxford Instruments X-MAX 80 for high productivity EDS analysis JEOL 2100 HR-(S)TEM / FEI Helios NanoLab DB-FIB Cryo preparation for liquid and gellike materials

Nanoscale Technology Data FinFET Characterisation Data (imec) FinFET and GAA test chip documentation and DATA (14nm) Documentation of process assumptions for the test chips Inventory of test structure types available on the test chips Access to test structures data PLANAR test chip documentation and DATA (28nm) Documentation of process assumptions for the test chips Inventory of test structure types available on the test chips Access to test structures data FDSOI: PDK for Full custom IC design 14nm planar FDSOI technology 10nm planar FDSOI technology (preliminary)

Virtual Access Data available

imec bulk FinFET data Access to bulk finfet and GAA_SiNW data Integrated dual WFM CMOS LG range 24nm 90nm within pitch and long channel devices nfin from 2 to 22 Room T available 50 C or higher T next Low T can be considered DOE for contact, layout effects,...

ID[A] ID[A] imec bulk FinFET data Access to raw data and extracted FoM s Threshold Voltage, Mismatch DC metrics and ID-VD, ID-VG characteristics FEOL/BEOL R/C and Ring-Oscillator circuits Full sweep data in VA Covers range of VG/VD and LG/nFin VG[V] Analog FoM, Reliability testing, ESD,... Available for subsequent model validation VG[V] VD[V]

30 Virtual Access Registered Users 4 2 2 India Korea Singpr

New initiative: PhD Accelerator Prog. imec Reliability and failure mechanisms in advanced CMOS technologies 20 th -23 rd November 2017 6 places Outcome: Very successful + led to a number of enquiries CEA Leti Reliability & Defects in Advanced Technologies from Theory to practice 5 th -7 th March 2018 6 places Outcome: Tyndall National Institute Hands on nanoelectronics fabrication & characterisation 24 th -26 th April 2018 6 places

How to engage Please join us in this exciting opportunity for nanoelectronics research Any enquiries? Email Paul paul.roseingrave@tyndall.ie Sign up: www.ascent.network Phone: +353-21-2346268 Sign up and find out more online