SRAM MT5C K x 8 SRAM WITH CHIP & OUTPUT ENABLE. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES

Size: px

Start display at page:

Download "SRAM MT5C K x 8 SRAM WITH CHIP & OUTPUT ENABLE. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS FEATURES"

Dulcie Gwen Johns
5 years ago
Views:

1 6 SRAM 128K x 8 SRAM WITH CHIP & OUTPUT ENABE AVAIABE AS MIITARY SPECIFICATIONS SM MI-ST-883 FEATURES Access Times: 12, 15, 20, 25, 35, 45, 55 and 70 ns Battery Backup: 2V data retention ow power standby High-performance, low-power CMOS process Single +5V (+10%) Power Supply Easy memory expansion with CE\ and OE\ options. All inputs and outputs are TT compatible OPTIONS MARKING Timing 12ns access -12 (IT only) 15ns access ns access ns access ns access ns access ns access -55* 70ns access -70* Package(s) Ceramic IP (400 mil) C No. 111 Ceramic IP (600 mil) CW No. 112 Ceramic CC EC No. 207 Ceramic CC ECA No. 208 Ceramic Flatpack F No. 303 Ceramic SOJ CJ No. 501 Ceramic SOJ SOJ No V data retention/low power *Electrical characteristics identical to those provided for the 45ns access devices. For more products and information please visit our web site at 32-Pin IP (C, CW) 32-Pin SOJ (SOJ) NC 1 32 V CC A A15 A CE2 NC A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 PIN ASSIGNMENT (Top View) 32-Pin Flat Pack (F) NC 1 32 V CC A A15 A NC CE2 A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 32-Pin CC (EC) 32-Pin SOJ (CJ) NC 1 32 V CC A A15 A NC CE2 A WE\ A A13 A A8 A A9 A A11 A OE\ A A10 A CE\ A Q8 Q Q7 Q Q6 Q Q5 V SS Q4 32-Pin CC (ECA) A12 A14 A10 NC V CC A15 CE2 NC Q2 Q3 V SS Q4 Q5 Q6 Q7 GENERA ESCRIPTION The is a 1,048,576-bit high-speed CMOS static RAM organized as 131,072 words by 8 bits. This device uses 8 common input and output lines and has an output enable pin which operate faster than address access times during REA cycle. For design flexibility in high-speed memory applications, this device offers chip enable (CE\) and output enable (OE\) features. These enhancements can place the outputs in High-Z for additional flexibility in system design. Writing to these devices is accomplished when write enable (WE\) and CE\ inputs are both OW. Reading is accomplished when WE\ remains HIGH and CE\ and OE\ go OW. The devices offer a reduced power standby mode when disabled, allowing system designs to achieve low standby power requirements. The version offers a 2V data retention mode, reducing current consumption to 2mW maximum. All devices operate from a single +5V power supply and all inputs and outputs are fully TT compatible. It is particularly well suited for use in high-density, high-speed system applications. A7 A6 A5 A4 A3 A2 A1 A0 Q WE\ A13 A8 A9 A11 OE\ A10 CE1\ Q8 1

2 FUNCTIONA BOCK IAGRAM V CC GN A 0 A 1 A 2 A 3 A 4 A 5 A 6 A 7 ROW ECOER 262,144-BIT MEMORY ARRAY I/O CONTRO Q8 Q1 A 12 CE\ COUMN ECOER OE\ WE\ A 8 A 9 A 10 A 11 A 13 A 14 A 15 A 16 POWER OWN NOTE: The two least significant row address bits (A8 and A6) are encoded using gray code. TRUTH TABE CE\ WE\ OE\ MOE I/O PIN SUPPY CURRENT H X X Not Selected High-Z I SBT2, I SBC2 X X X Not Selected High-Z I SBT2, I SBC2 H H Output isable High-Z I CC H Read OUT I CC X Write IN I CC 2

3 ABSOUTE MAXIMUM RATINGS* Supply Voltage Range (Vcc) V to +6.0V Storage Temperature C to +150 C Short Circuit Output Current (per I/O)...20mA Voltage on any Pin Relative to Vss V to +7.0V Max Junction Temperature** C Power issipation...1 W *Stresses at or greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods will affect reliability. Refer to page 17 of this datasheet for a technical note on this subject. ** Junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow, and humidity. EECTRICA CHARACTERISTICS AN RECOMMENE C OPERATING CONITIONS (-55 o C < T C < 125 o C & -45 o C to +85 o C; V CC = 5.0V +10%) ESCRIPTION CONITIONS SYM MIN MAX UNITS NOTES Input High (ogic 1) Voltage V IH 2.2 V CC +0.5 V 1 Input ow (ogic 0) Voltage V I V 1, 2 Input eakage Current 0V<V IN <V CC I I μa Output eakage Current Output(s) disabled 0V<V OUT <V CC I O μa Output High Voltage I OH =-4.0mA V OH 2.4 V 1 Output ow Voltage I O =8.0mA V O 0.4 V 1 PARAMETER Power Supply Current: Operating Power Supply Current: Standby CONITIONS CE\ < V I ; OE\ = WE\ = V IH, V CC = MAX, f = MAX = 1/t RC (MIN) Output Open (1) version only CE\ > V IH ; All Other Inputs < V I or > V IH, V CC = MAX f = 0 Hz CE\ > V CC -0.2V; V CC = MAX Inputs = V IH or V I f = 0 Hz MAX SYM UNITS NOTES I CCSP ma 3 I CCP ma I SBT ma I SBCSP ma I SBCP ma CAPACITANCE ESCRIPTION CONITIONS SYM MAX UNITS NOTES Input Capacitance (A0-A16) C I 12 pf 4 Output Capacitance T A = 25 o C, f = 1MHz V CC = 5V C O 20 pf 4 Input Capacitance (CE\, WE\, OE\) C I 14 pf 4 3

4 EECTRICA CHARACTERISTICS AN RECOMMENE AC OPERATING CONITIONS (Note 5) (-55 o C < T C < 125 o C & -40 o C to +85 o C; V CC = 5.0V +10%) ESCRIPTION SYMBO MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX MIN MAX UNITS NOTES REA CYCE REA cycle time t RC ns Address access time t AA ns Chip Enable access time t ACE ns Output hold from address change t OH ns Chip Enable to output in ow-z t ZCE ns 4, 6, 7 Chip disable to output in High-Z t HZCE ns 4, 6, 7 Output Enable access time t AOE ns Output Enable to output in ow-z t ZOE ns 4, 6, 7 Output disable to output in High-Z t HZOE ns 4, 6, 7 WRITE CYCE WRITE cycle time t WC ns Chip Enable to end of write t CW ns Address valid to end of write t AW ns Address setup time t AS ns Address hold from end of write t AH ns WRITE pulse width (OE High) t WP ns ata setup time t S ns ata hold time t H ns Write disable to output in ow-z t ZWE ns 4, 6, 7 Write Enable to output in High-Z t HZWE ns 4, 6, 7 4

5 AC TEST CONITIONS Input pulse levels... Vss to 3.0V Input rise and fall times... 5ns Input timing reference levels V Output reference levels V Output load... See Figures 1 and 2 Q 30 Q pf Fig. 1 Output oad Equivalent Fig. 2 Output oad Equivalent NOTES 1. All voltages referenced to V SS (GN) V for pulse width < 20ns 3. I CC is dependent on output loading and cycle rates. The specified value applies with the outputs unloaded, and f = 1 Hz. t RC (MIN) 4. This parameter is guaranteed but not tested. 5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted. 6. t ZCE, t ZWE, t ZOE, t HZCE, t HZOE and t HZWE are specified with C = 5pF as in Fig. 2. Transition is measured ±200mV typical from steady state voltage, allowing for actual tester RC time constant. 7. At any given temperature and voltage condition, t HZCE is less than t ZCE, and t HZWE is less than t ZWE and t HZOE is less than t ZOE. 8. WE\ is HIGH for REA cycle. 9. evice is continuously selected. Chip enables and output enables are held in their active state. 10. Address valid prior to, or coincident with, latest occurring chip enable. 11. t RC = Read Cycle Time. ATA RETENTION EECTRICA CHARACTERISTICS ( Version Only) ESCRIPTION CONITIONS SYMBO MIN MAX UNITS NOTES V CC for Retention ata V R V CE\ > (V CC - 0.2V) V IN > (V CC - 0.2V) I CCR1 * 0.75 ma ata Retention Current or < 0.2V V CC = 2V I CCR2 1.0 ma Chip eselect to ata Retention Time t CR ns 4 Operation Recovery Time t R t RC ns 4, 11 * ow Power, -20 device only OW Vcc ATA RETENTION WAVEFORM V CC ATA RETENTION MOE 4.5V V R > 2V 4.5V t CR t R CE1\ V IH V I V R ON T CARE UNEFINE 5

6 REA CYCE NO. 1 8, 9 t RC trc ARESS VAI t AA taa Q t OH toh PREVIOUS ATA VAI ATA VAI REA CYCE NO. 2 7, 8, 10, 12 CE\ t RC trc OE\ t ZOE tzoe t AOE taoe t HZOE thzoe Q t ZCE tzce tace ATA VAI t HZCE thzce Icc t PU tpu t P tp 6

7 WRITE CYCE NO. 1 (Chip Enabled Controlled) 12, 13 ARESS CE\ WE\ t AW taw tah t t tas t tcw t WP1 t WC twp1 twc t S ts t H th Q ATA VAI HIGH Z WRITE CYCE NO. 2 (Write Enabled Controlled) 7, 12, 13 ARESS CE\ t AW taw t WC twc t CW tcw t AH tah WE\ t AS tas t twp1 ATA VAI t H th Q HIGH-Z NOTE: Output enable (OE\) is inactive (HIGH). 7

8 MECHANICA EFINITIONS* Micross Case #111 (Package esignator C) SM , Case Outline Z S1 Pin 1 A S2 Q 1 E S e b b1 NOTE 0 o to 15 o E1 c *All measurements are in inches. 8

9 MECHANICA EFINITIONS* Micross Case #112 (Package esignator CW) SM , Case Outline X A Q Pin 1 e b b2 E ea C *All measurements are in inches. 9

10 MECHANICA EFINITIONS* Micross Case #207 (Package esignator EC) SM , Case Outline U See etail A A 1 e b h x 45 o E etail A b1 2 b2 *All measurements are in inches. 10

11 MECHANICA EFINITIONS* Micross Case #208 (Package esignator ECA) SM , Case Outline M 1 A 1 E E1 e See etail A etail A B1 b2 b1 *All measurements are in inches. 11

12 MECHANICA EFINITIONS* Micross Case #303 (Package esignator F) SM , Case Outline T E e 32 Pin 1 Index 1 b S1 S Bottom View E1 Top View c A E3 E2 Q *All measurements are in inches. 12

13 MECHANICA EFINITIONS* Micross Case #501 (Package esignator CJ) SM , Case Outline 7 A e 1 b B1 E2 E1 A2 E *All measurements are in inches. 13

14 See etail A MECHANICA EFINITIONS* Micross Case #507 (Package esignator SOJ) SM , Case Outline Y A1 j B2 B1 E2 B e2 e e1 S A E E1 Base A2 Plane B3 etail Seating Plane S1 *All measurements are in inches. 14

15 EXAMPE: C-25/XT evice Number Package Type Speed ns C -12 CW -12 C -15 CW -15 C -20 CW -20 C -25 CW -25 C -35 CW -35 C -45 CW -45 C -55 CW -55 C -70 CW -70 ORERING INFORMATION Options** Process + + SRAM EXAMPE: EC-45/IT evice Package Speed Number Type ns Options** Process EC ECA EC -15 ECA -15 EC -20 ECA -20 EC -25 ECA -25 EC -35 ECA -35 EC -45 ECA -45 EC -55 ECA -55 EC -70 ECA -70 EXAMPE: F-70/883C evice Package Speed Options** Number Type ns Process F F -15 F -20 F -25 F -35 F -45 F -55 F -70 *AVAIABE PROCESSES IT = Industrial Temperature Range XT = Extended Temperature Range 883C = Full Military Processing EXAMPE: CJ-35/883C evice Package Speed Number Type ns Options** Process CJ SOJ CJ -15 SOJ -15 CJ -20 SOJ -20 CJ -25 SOJ -25 CJ -35 SOJ -35 CJ -45 SOJ -45 CJ -55 SOJ -55 CJ -70 SOJ o C to +85 o C -55 o C to +125 o C -55 o C to +125 o C ** OPTIONS = 2V data retention, low power standby + = -12 option available as IT temperature range only. 15

16 MICROSS TO SCC PART NUMBER CROSS REFERENCE Micross Package esignator C & CW Micross Package esignator EC & ECA Micross Part # SM Part # Micross Part # SM Part # C C MZA EC C MUA C C MZA EC C MUA C C MZA EC C MUA C C MZA EC C MUA C-15883C MZA EC-15883C MUA C-20883C MZA EC-20883C MUA C-20883C MZA EC-20883C MUA C-25883C MZA EC-25883C MUA C-25883C MZA EC-25883C MUA C-35883C MZA EC-35883C MUA C-35883C MZA EC-35883C MUA C-45883C MZA EC-45883C MUA C-45883C MZA EC-45883C MUA C-55883C MZA EC-55883C MUA C-55883C MZA EC-55883C MUA C-70883C MZA EC-70883C MUA C-70883C MZA EC-70883C MUA C-85883C MZA EC-85883C MUA C-85883C MZA EC-85883C MUA CW C MXA ECA C MMA CW C MXA ECA C MMA CW C MXA ECA C MMA CW C MXA ECA C MMA CW-15883C MXA ECA-15883C MMA CW-20883C MXA ECA-20883C MMA CW-20883C MXA ECA-20883C MMA CW-25883C MXA ECA-25883C MMA CW-25883C MXA ECA-25883C MMA CW-35883C MXA ECA-35883C MMA CW-35883C MXA ECA-35883C MMA CW-45883C MXA ECA-45883C MMA CW-45883C MXA ECA-45883C MMA CW-55883C MXA ECA MMA CW-55883C MXA ECA-55883C MMA CW-70883C MXA ECA-70883C MMA CW-70883C MXA ECA-70883C MMA CW-85883C MXA ECA MMA CW-85883C MXA ECA-85883C MMA CONTINUE * Micross part number is for reference only. Orders received referencing the SM part number will be processed per the SM. 16

17 MICROSS TO SCC PART NUMBER CROSS REFERENCE (Continued) Micross Package esignator CJ & SOJ Micross Package esignator F Micross Part # SM Part # Micross Part # SM Part # CJ C M7A F C MTA CJ C M7A F C MTA CJ C M7A F C MTA CJ C M7A F C MTA CJ-15883C M7A F-15883C MTA CJ-20883C M7A F-20883C MTA CJ-20883C M7A F-20883C MTA CJ-25883C M7A F-25883C MTA CJ-25883C M7A F-25883C MTA CJ-35883C M7A F-35883C MTA CJ-35883C M7A F-35883C MTA CJ-45883C M7A F-45883C MTA CJ-45883C M7A F-45883C MTA CJ-55883C M7A F-55883C MTA CJ M7A F-55883C MTA CJ-70883C M7A F-70883C MTA CJ-70883C M7A F-70883C MTA CJ-85883C M7A F-85883C MTA CJ-85883C M7A F-85883C MTA SOJ C SOJ C SOJ SOJ C SOJ-15883C SOJ-20883C SOJ-20883C SOJ-25883C SOJ-25883C SOJ-35883C SOJ-35883C SOJ-45883C SOJ SOJ-55883C SOJ SOJ-70883C SOJ-70883C SOJ-85883C SOJ-85883C MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA MYA * Micross part number is for reference only. Orders received referencing the SM part number will be processed per the SM. 17

SRAM AS5C K x 8 SRAM Ultra Low Power SRAM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION

SRAM AS5C K x 8 SRAM Ultra Low Power SRAM. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATION FEATURES GENERAL DESCRIPTION 512K x 8 Ultra Low Power AVAILABLE AS MILITARY SPECIFICATION SMD 5962-95613 1,2 MIL STD-883 1 FEATURES Ultra Low Power with 2V Data Retention (0.2mW MAX worst case Power-down standby) Fully Static, No