description/ordering information

Transcription

1 Low Power Consumption Wide Common-Mode and Differential Voltage Ranges Low Input Bias and Offset Currents Output Short-Circuit Protection Low Total Harmonic Distortion % Typ SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 High Input Impedance... JFET-Input Stage Latch-Up-Free Operation High Slew Rate V/µs Typ Common-Mode Input Voltage Range Includes V CC+ description/ordering information The TL08x JFET-input operational amplifier family is designed to offer a wider selection than any previously developed operational amplifier family. Each of these JFET-input operational amplifiers incorporates well-matched, high-voltage JFET and bipolar transistors in a monolithic integrated circuit. The devices feature high slew rates, low input bias and offset currents, and low offset-voltage temperature coefficient. Offset adjustment and external compensation options are available within the TL08x family. The C-suffix devices are characterized for operation from 0 C to 70 C. The I-suffix devices are characterized for operation from 40 C to 85 C. The Q-suffix devices are characterized for operation from 40 C to 125 C. The M-suffix devices are characterized for operation over the full military temperature range of 55 C to 125 C. TJ VIOmax AT 25 C 0 C to 70 C 15 mv ORDERING INFORMATION PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING Tube of 50 TL081CP TL081CP PDIP (P) Tube of 50 TL082CP TL082CP PDIP (N) Tube of 25 TL084CN TL084CN Tube of 75 TL081CD Reel of 2500 TL081CDR TL081C Tube of 75 TL082CD SOIC (D) Reel of 2500 TL082CDR TL082C Tube of 50 TL084CD Reel of 2500 TL084CDR TL084C SOP (PS) Reel of 2000 TL081CPSR T081 Reel of 2000 TL082CPSR T082 SOP (NS) Reel of 2000 TL084CNSR TL084 TSSOP (PW) Tube of 150 Reel of 2000 Tube of 90 TL082CPW TL082CPWR TL084CPW T084 Reel of 2000 TL084CPWR Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at T082 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright 2004, Texas Instruments Incorporated POST OFFICE BOX DALLAS, TEXAS

2 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 description/ordering information (continued) ORDERING INFORMATION TJ VIOmax AT 25 C PACKAGE ORDERABLE PART NUMBER TOP-SIDE MARKING 0 C to 70 C 40 C to 85 C 6 mv Tube of 50 TL081ACP TL081ACP PDIP (P) Tube of 50 TL082ACP TL082ACP PDIP (N) Tube of 25 TL084ACN TL084ACN Tube of 75 TL081ACD Reel of 2500 TL081ACDR 081AC Tube of 75 TL082ACD SOIC (D) Reel of 2500 TL082ACDR 082AC Tube of 50 TL084ACD Reel of 2500 TL084ACDR TL084AC SOP (PS) Reel of 2000 TL082ACPSR T082A SOP (NS) Reel of 2000 TL084ACNSR TL084A PDIP (P) Tube of 50 TL081BCP TL081BCP Tube of 50 TL082BCP TL082BCP PDIP (N) Tube of 25 TL084BCN TL084BCN Tube of 75 TL081BCD 3 mv Reel of 2500 TL081BCDR 6 mv SOIC (D) PDIP (P) Tube of 75 Reel of 2500 Tube of 50 Reel of 2500 TL082BCD TL082BCDR TL084BCD TL084BCDR 081BC 082BC TL084BC Tube of 50 TL081IP TL081IP Tube of 50 TL082IP TL082IP PDIP (N) Tube of 25 TL084IN TL081IN SOIC (D) 40 C to 125 C 9 mv SOIC (D) 55 C to 125 C 9 mv 6 mv Tube of 75 Reel of 2500 Tube of 75 Reel of 2500 Tube of 50 Reel of 2500 TL081ID TL081IDR TL082ID TL082IDR TL084ID TL084IDR TL081I TL082I TL084I TSSOP (PW) Reel of 2000 TL082IPWR Z082 Tube of 50 Reel of 2500 TL084QD TL084QDR TL084QD CDIP (J) Tube of 25 TL084MJ TL084MJ LCCC (FK) Reel of 55 TL084FK TL084FK CDIP (JG) Tube of 50 TL082MJG TL082MJG LCCC (FK) Tube of 55 TL082MFK TL082MFK Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at 2 POST OFFICE BOX DALLAS, TEXAS 75265

3 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TL081, TL081A, TL081B D, P, OR PS PACKAGE (TOP VIEW) TL082, TL082A, TL082B D, JG, P, PS, OR PW PACKAGE (TOP VIEW) TL084, TL084A, TL084B D, J, N, NS, OR PW PACKAGE (TOP VIEW) OFFSET N1 IN IN+ V CC NC No internal connection NC V CC + OUT OFFSET N2 1OUT 1IN 1IN+ V CC V CC + 2OUT 2IN 2IN+ 1OUT 1IN 1IN+ V CC + 2IN+ 2IN 2OUT OUT 4IN 4IN+ V CC 3IN+ 3IN 3OUT TL082M... FK PACKAGE (TOP VIEW) TL084M... FK PACKAGE (TOP VIEW) NC 1IN NC 1IN+ NC NC NC V CC 1OUT NC NC 2IN + V CC+ NC NC NC 2OUT NC 2IN NC 1IN+ NC V CC + NC 2IN+ 1IN 1OUT NC 4OUT 4IN IN 2OUT NC 3OUT 3IN 4IN+ NC V CC NC 3IN+ NC No internal connection NC No internal connection symbols OFFSET N1 TL081 TL082 (EACH AMPLIFIER) TL084 (EACH AMPLIFIER) IN + IN + OUT IN + IN + OUT OFFSET N2 POST OFFICE BOX DALLAS, TEXAS

4 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 schematic (each amplifier) VCC + IN + IN 64 Ω 128 Ω OUT C1 64 Ω VCC 1080 Ω 1080 Ω OFFSET N1 OFFSET N2 Component values shown are nominal. TL081 Only 4 POST OFFICE BOX DALLAS, TEXAS 75265

5 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) TL08_C TL08_AC TL08_I TL084Q TL08_M UNIT TL08_BC Supply voltage, VCC + (see Note 1) V Supply voltage VCC (see Note 1) V Differential input voltage, VID (see Note 2) ± 30 ± 30 ± 30 ± 30 V Input voltage, VI (see Notes 1 and 3) ±15 ±15 ±15 ±15 V Duration of output short circuit (see Note 4) Unlimited Unlimited Unlimited Unlimited Continuous total power dissipation See Dissipation Rating Table Operating free-air temperature range, TA 0 to to to to 125 C D package (8-pin) D package (14-pin) N package (14-pin) Package thermal impedance, θja NS package (14-pin) 80 (see Notes 5 and 6) P package (8-pin) PS package (8-pin) PW package (8-pin) 149 PW package (14-pin) Operating virtual junction temperature C Case temperature for 60 seconds, TC FK package 260 C Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds C/W J or JG package 300 C Storage temperature range, Tstg 65 to to to to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltage values, except differential voltages, are with respect to the midpoint between VCC + and VCC. 2. Differential voltages are at IN+ with respect to IN. 3. The magnitude of the input voltage must never exceed the magnitude of the supply voltage or 15 V, whichever is less. 4. The output may be shorted to ground or to either supply. Temperature and/or supply voltages must be limited to ensure that the dissipation rating is not exceeded. 5. Maximum power dissipation is a function of TJ(max), θja, and TA. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) TA)/θJA. Operating at the absolute maximum TJ of 150 C can affect reliability. 6. The package thermal impedance is calculated in accordance with JESD PACKAGE TA 25 C POWER RATING DERATING FACTOR DISSIPATION RATING TABLE DERATE ABOVE TA TA = 70 C POWER RATING TA = 85 C POWER RATING TA = 125 C POWER RATING D (14 pin) 680 mw 7.6 mw/ C 60 C 604 mw 490 mw 186 mw FK 680 mw 11.0 mw/ C 88 C 680 mw 680 mw 273 mw J 680 mw 11.0 mw/ C 88 C 680 mw 680 mw 273 mw JG 680 mw 8.4 mw/ C 69 C 672 mw 546 mw 210 mw POST OFFICE BOX DALLAS, TEXAS

6 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 electrical characteristics, V CC± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA A TL081C TL082C TL084C TL081AC TL082AC TL084AC TLO81BC TL082BC TL084BC TL081I TL082I TL084I UNIT MIN TYP MAX MIN TYP MAX MIN TYP MAX MIN TYP MAX 25 C VIO Input offset voltage VO = 0 RS = 50 Ω mv Full range α VIO Temperature coefficient of input offset voltage IIO Input offset current VO = 0 IIB Input bias current VO = 0 VICR Common-mode input voltage range Maximum peak VOM output voltage swing VO = 0 RS = 50 Ω Full range µv/ C 25 C pa Full range na 25 C pa Full range na 25 C ±11 12 to 15 RL = 10 kω 25 C ±12 ±13.5 ±12 ±13.5 ±12 ±13.5 ±12 ±13.5 RL 10 kω RL 2 kω Full range ±11 12 to 15 ±11 ±12 ±12 ±12 ±12 V ±10 ±12 ±10 ±12 ±10 ±12 ±10 ±12 12 to 15 ±11 12 to 15 V Large-signal VO = ±10 V, RL 2 kω 25 C AVD differential voltage amplification VO = ±10 V, RL 2 kω Full range V/mV B1 Unity-gain bandwidth 25 C MHz ri Input resistance 25 C Ω CMRR Common-mode VIC = VICRmin, rejection ratio VO = 0, RS = 50 Ω 25 C db Supply-voltage ksvr rejection ratio ( VCC± / VIO) ICC Supply current (per amplifier) VCC = ±15 V to ± 9 V, VO = 0, RS = 50 Ω 25 C db VO = 0, No load 25 C ma VO1/VO2 Crosstalk attenuation AVD = C db All characteristics are measured under open-loop conditions with zero common-mode voltage, unless otherwise specified. Full range for TA is 0 C to 70 C for TL08_C, TL08_AC, TL08_BC and 40 C to 85 C for TL08_I. Input bias currents of an FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 17. Pulse techniques must be used that maintain the junction temperature as close to the ambient temperature as possible. 6 POST OFFICE BOX DALLAS, TEXAS 75265

7 electrical characteristics, V CC ± = ±15 V (unless otherwise noted) PARAMETER TEST CONDITIONS TA VIO Input offset voltage VO = 0, RS = 50 Ω αvio Temperature coefficient of input offset voltage IIO Input offset current VO = 0 IIB Input bias current VO = 0 VICR VOM AVD Common-mode input voltage range Maximum peak output voltage swing SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TL081M, TL082M TL084Q, TL084M MIN TYP MAX MIN TYP MAX 25 C Full range 9 15 UNIT VO = 0 RS = 50 Ω Full range µv/ C mv 25 C pa 125 C na 25 C pa 125 C na 25 C ±11 12 to 15 RL = 10 kω 25 C ±12 ±13.5 ±12 ±13.5 RL 10 kω RL 2 kω Full range ±11 12 to 15 ±12 ±12 V ±10 ±12 ±10 ±12 Large-signal VO = ±10 V, RL 2 kω 25 C differential voltage amplification VO = ±10 V, RL 2 kω Full range B1 Unity-gain bandwidth 25 C 3 3 MHz ri Input resistance 25 C Ω CMRR ksvr ICC Common-mode rejection ratio Supply-voltage rejection ratio ( VCC ±/ VIO) Supply current (per amplifier) VIC = VICRmin, VO = 0, RS = 50 Ω VCC = ±15 V to ±9 V, VO = 0, RS = 50 Ω V V/mV 25 C db 25 C db VO = 0, No load 25 C ma VO1/VO2 Crosstalk attenuation AVD = C db All characteristics are measured under open-loop conditions, with zero common-mode input voltage, unless otherwise specified. Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive, as shown in Figure 17. Pulse techniques must be used that maintain the junction temperatures as close to the ambient temperature as possible. operating characteristics, V CC± = ±15 V, T A = 25 C (unless otherwise noted) PARAMETER TEST CONDITIONS MIN TYP MAX UNIT VI = 10 V, RL = 2 kω, CL = 100 pf, See Figure SR Slew rate at unity gain VI = 10 V, RL = 2 kω, CL = 100 pf, TA = 55 C to 125 C, See Figure 1 tr Vn In THD Rise time Overshoot factor Equivalent input noise voltage Equivalent input noise current Total harmonic distortion VI = 20 mv, RL = 2 kω, CL = 100 pf, See Figure 1 RS = 20 Ω 5 V/µs 0.05 µs 20 % f = 1 khz 18 nv/ Hz f = 10 Hz to 10 khz 4 µv RS = 20 Ω, f = 1 khz 0.01 pa/ Hz VIrms = 6 V, f = 1 khz AVD = 1, RS 1 kω, RL 2 kω, On products compliant to MIL-PRF-38535, this parameter is not production tested % POST OFFICE BOX DALLAS, TEXAS

8 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 operating characteristics, V CC± = ±15 V, T A = 25 C PARAMETER TEST CONDITIONS MIN TYP MAX UNIT SR Slew rate at unity gain VI = 10 V, RL = 2 kω, CL = 100 pf, See Figure V/ µs tr Rise time Overshoot factor Vn Equivalent input noise voltage RS = 20 Ω VI = 20 mv, RL = 2 kω, CL = 100 pf, See Figure µs 20 % f = 1 khz 18 nv/ Hz f = 10 Hz to 10 khz 4 µv In Equivalent input noise current RS = 20 Ω, f = 1 khz 0.01 pa/ Hz THD Total harmonic distortion VIrms = 6 V, f = 1 khz AVD = 1, RS 1 kω, RL 2 kω, % PARAMETER MEASUREMENT INFORMATION 10 kω VI + CL = 100 pf OUT RL = 2 kω VI 1 kω + RL OUT CL = 100 pf Figure 1 Figure kω C2 IN TL081 OUT C1 500 pf IN + + N1 N2 IN N1 100 kω OUT kω VCC Figure 3 Figure 4 8 POST OFFICE BOX DALLAS, TEXAS 75265

9 VOM AVD Maximum peak output voltage Large-signal differential voltage amplification SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS Table of Graphs FIGURE vs Frequency 5, 6, 7 vs Free-air temperature 8 vs Load resistance 9 vs Supply voltage 10 vs Free-air temperature 11 vs Frequency 12 Differential voltage amplification vs Frequency with feed-forward compensation 13 PD Total power dissipation vs Free-air temperature 14 ICC Supply current vs Free-air temperature 15 vs Supply voltage 16 IIB Input bias current vs Free-air temperature 17 Large-signal pulse response vs Time 18 VO Output voltage vs Elapsed time 19 CMRR Common-mode rejection ratio vs Free-air temperature 20 Vn Equivalent input noise voltage vs Frequency 21 THD Total harmonic distortion vs Frequency 22 Maximum Peak Output Voltage V V OM ±15 ±12.5 ±10 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE vs FREQUENCY VCC ± = ±15 V VCC ± = ±10 V VCC ± = ±5 V RL = 10 kω TA = 25 C See Figure 2 V OM Maximum Peak Output Voltage V ±15 ±12.5 ±10 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE vs FREQUENCY VCC ± = ±15 V VCC ± = ±10 V VCC ± = ±5 V RL = 2 kω TA = 25 C See Figure k 10 k 100 k 1 M 10 M f Frequency Hz Figure k 10 k 100 k 1 M 10 M f Frequency Hz Figure 6 POST OFFICE BOX DALLAS, TEXAS

10 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS V OM Maximum Peak Output Voltage V ±15 ±12.5 ±10 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE vs FREQUENCY TA = 25 C TA = 125 C 0 10 k 40 k 100 k 400 k 1 M 4 M 10 M Figure 7 TA = 55 C f Frequency Hz VCC ± = ±15 V RL = 2 kω See Figure 2 V OM Maximum Peak Output Voltage V ±15 ±12.5 ±10 ±7.5 ±5 MAXIMUM PEAK OUTPUT VOLTAGE vs FREE-AIR TEMPERATURE ÎÎÎÎ RL = 10 k RL = 2 k ±2.5 VCC ± = ±15 V See Figure TA Free-Air Temperature C Figure 8 V OM Maximum Peak Output Voltage V ±15 ±12.5 ±10 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE vs LOAD RESISTANCE VCC ± = ±15 V TA = 25 C See Figure 2 V OM Maximum Peak Output Voltage V ±15 ±12.5 ±10 ±7.5 ±5 ±2.5 MAXIMUM PEAK OUTPUT VOLTAGE vs SUPPLY VOLTAGE RL = 10 kω TA = 25 C RL Load Resistance kω VCC ± Supply Voltage V 16 Figure 9 Figure 10 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. 10 POST OFFICE BOX DALLAS, TEXAS 75265

11 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREE-AIR TEMPERATURE A VD Large-Signal Differential Voltage Amplification V/mV VCC ± = ±15 V VO = ±10 V RL = 2 kω TA Free-Air Temperature C Figure LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREQUENCY VCC ± = ±5 V to ±15 V RL = 10 kω TA = 25 C A VD Large-Signal Differential Voltage Amplification V/mV Phase Shift (right scale) Differential Voltage Amplification (left scale) Phase Shift k 10 k 100 k 1 M M f Frequency Hz Figure 12 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. POST OFFICE BOX DALLAS, TEXAS

12 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS DIFFERENTIAL VOLTAGE AMPLIFICATION vs FREQUENCY WITH FEED-FORWARD COMPENSATION A VD Differential Voltage Amplification V/mV VCC ± = ±15 V C2 = 3 pf TA = 25 C See Figure k 10 k 100 k 1 M 10 M f Frequency With Feed-Forward Compensation Hz Total Power Dissipation mw PD TOTAL POWER DISSIPATION vs FREE-AIR TEMPERATURE VCC ± = ±15 V No Signal No Load TA Free-Air Temperature C TL084, TL085 TL082, TL083 TL Figure 13 Figure 14 Supply Current ma I CC ± SUPPLY CURRENT PER AMPLIFIER vs FREE-AIR TEMPERATURE VCC ± = ±15 V No Signal No Load Supply Current ma I CC ± TA = 25 C No Signal No Load SUPPLY CURRENT vs SUPPLY VOLTAGE TA Free-Air Temperature C VCC ± Supply Voltage V 16 Figure 15 Figure 16 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. 12 POST OFFICE BOX DALLAS, TEXAS 75265

13 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS Input Bias Current na IIB V CC ± = ± 15 V INPUT BIAS CURRENT vs FREE-AIR TEMPERATURE Input and Output Voltages V VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE Output Input VCC ± = ±15 V RL = 2 k Ω CL = 100 pf TA = 25 C TA Free-Air Temperature C t Time µ s Figure 17 Figure 18 Output Voltage mv V O OUTPUT VOLTAGE vs ELAPSED TIME VCC ± = ±15 V RL = 2 k Ω CL = 100 pf TA = 25 C See Figure t Elapsed Time µ s 1.2 CMRR Common-Mode Rejection Ratio db COMMON-MODE REJECTION RATIO vs FREE-AIR TEMPERATURE VCC ± = ±15 V RL = 10 kω TA Free-Air Temperature C Figure 19 Figure 20 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. POST OFFICE BOX DALLAS, TEXAS

14 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 TYPICAL CHARACTERISTICS Vn Equilvalent Input Noise Voltage nv/ Hz EQUIVALENT INPUT NOISE VOLTAGE vs FREQUENCY f Frequency Hz VCC ± = ±15 V AVD = 10 RS = 20 Ω TA = 25 C k 4 k 10 k 40 k 100 k THD Total Harmonic Distortion % TOTAL HARMONIC DISTORTION vs FREQUENCY VCC ± = ±15 V AVD = 1 VI(RMS) = 6 V TA = 25 C k 4 k 10 k 40 k 100 k f Frequency Hz Figure 21 Figure 22 Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices. APPLICATION INFORMATION RF = 100 kω VCC + CF = 3.3 µf 3.3 kω + 15 V TL081 1 kω Output Input R1 C3 R2 TL081 + VCC Output 1 f = 2π R F CF 15 V 3.3 kω 9.1 kω C1 R3 C2 R1 = R2 = 2(R3) = 1.5 MΩ C1 = C2 = C3 2 = 110 pf 1 fo = 2π R1 C1 = 1 khz Figure 23 Figure POST OFFICE BOX DALLAS, TEXAS 75265

15 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 APPLICATION INFORMATION 1 MΩ VCC + VCC + TL084 Input + TL Output A 1 µf TL kω 100 kω 100 kω 100 µf 100 kω VCC + + VCC + VCC + TL084 Output B Output C Figure 25. Audio-Distribution Amplifier 18 pf 6 sin ωt 1N pf 1 kω 18 kω (see Note A) 15 V VCC kω 18 pf 1/2 TL082 + VCC 88.4 kω 1/2 TL082 + VCC+ VCC 1 kω 6 cos ωt 88.4 kω 1N kω (see Note A) 15 V NOTE A: These resistor values may be adjusted for a symmetrical output. Figure KHz Quadrature Oscillator POST OFFICE BOX DALLAS, TEXAS

16 SLOS081G FEBRUARY 1977 REVISED SEPTEMBER 2004 APPLICATION INFORMATION 16 kω 16 kω 220 pf 220 pf 43 kω 30 kω 43 kω 30 kω 43 kω VCC pf VCC pf Input 43 kω 1/4 43 kω TL084 1/4 TL kω VCC 1.5 kω VCC + + VCC + 1/4 TL084 + VCC 43 kω + VCC + 1/4 TL084 VCC Output B Output A Output A Output B 2 khz/div Second-Order Bandpass Filter fo = 100 khz, Q = 30, GAIN = 4 2 khz/div Cascaded Bandpass Filter fo = 100 khz, Q = 69, GAIN = 16 Figure 27. Positive-Feedback Bandpass Filter 16 POST OFFICE BOX DALLAS, TEXAS 75265

17 PACKAGE OPTION ADDENDUM 25-Sep-2013 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to Q2A TL082MFKB QPA ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to QPA TL082M Q2A ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to Q2A TL084 MFKB Device Marking QCA ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to QC A TL084MJB TL081ACD ACTIVE SOIC D 8 75 Green (RoHS TL081ACDE4 ACTIVE SOIC D 8 75 Green (RoHS TL081ACDG4 ACTIVE SOIC D 8 75 Green (RoHS TL081ACDR ACTIVE SOIC D Green (RoHS TL081ACDRE4 ACTIVE SOIC D Green (RoHS TL081ACDRG4 ACTIVE SOIC D Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC TL081ACJG OBSOLETE CDIP JG 8 TBD Call TI Call TI 0 to 70 TL081ACP ACTIVE PDIP P 8 50 Pb-Free TL081ACPE4 ACTIVE PDIP P 8 50 Pb-Free TL081BCD ACTIVE SOIC D 8 75 Green (RoHS TL081BCDE4 ACTIVE SOIC D 8 75 Green (RoHS TL081BCDG4 ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU N / A for Pkg Type 0 to 70 TL081ACP CU NIPDAU N / A for Pkg Type 0 to 70 TL081ACP CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC (4/5) Samples Addendum-Page 1

18 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL081BCDR ACTIVE SOIC D Green (RoHS TL081BCDRE4 ACTIVE SOIC D Green (RoHS TL081BCDRG4 ACTIVE SOIC D Green (RoHS TL081BCP ACTIVE PDIP P 8 50 Pb-Free TL081BCPE4 ACTIVE PDIP P 8 50 Pb-Free TL081CD ACTIVE SOIC D 8 75 Green (RoHS TL081CDE4 ACTIVE SOIC D 8 75 Green (RoHS TL081CDG4 ACTIVE SOIC D 8 75 Green (RoHS TL081CDR ACTIVE SOIC D Green (RoHS TL081CDRE4 ACTIVE SOIC D Green (RoHS TL081CDRG4 ACTIVE SOIC D Green (RoHS TL081CP ACTIVE PDIP P 8 50 Pb-Free TL081CPE4 ACTIVE PDIP P 8 50 Pb-Free TL081CPSR ACTIVE SO PS Green (RoHS TL081CPSRE4 ACTIVE SO PS Green (RoHS TL081CPSRG4 ACTIVE SO PS Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU N / A for Pkg Type 0 to 70 TL081BCP CU NIPDAU N / A for Pkg Type 0 to 70 TL081BCP CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL081C CU NIPDAU N / A for Pkg Type 0 to 70 TL081CP CU NIPDAU N / A for Pkg Type 0 to 70 TL081CP CU NIPDAU Level-1-260C-UNLIM 0 to 70 T081 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T081 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T081 TL081CPWLE OBSOLETE TSSOP PW 8 TBD Call TI Call TI 0 to 70 TL081ID ACTIVE SOIC D 8 75 Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I Device Marking (4/5) Samples Addendum-Page 2

19 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL081IDE4 ACTIVE SOIC D 8 75 Green (RoHS TL081IDG4 ACTIVE SOIC D 8 75 Green (RoHS TL081IDR ACTIVE SOIC D Green (RoHS TL081IDRE4 ACTIVE SOIC D Green (RoHS TL081IDRG4 ACTIVE SOIC D Green (RoHS TL081IP ACTIVE PDIP P 8 50 Pb-Free TL081IPE4 ACTIVE PDIP P 8 50 Pb-Free (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL081I CU NIPDAU N / A for Pkg Type -40 to 85 TL081IP CU NIPDAU N / A for Pkg Type -40 to 85 TL081IP TL081MFKB OBSOLETE LCCC FK 20 TBD Call TI Call TI -55 to 125 TL081MJG OBSOLETE CDIP JG 8 TBD Call TI Call TI -55 to 125 TL081MJGB OBSOLETE CDIP JG 8 TBD Call TI Call TI -55 to 125 TL082ACD ACTIVE SOIC D 8 75 Green (RoHS TL082ACDE4 ACTIVE SOIC D 8 75 Green (RoHS TL082ACDG4 ACTIVE SOIC D 8 75 Green (RoHS TL082ACDR ACTIVE SOIC D Green (RoHS TL082ACDRE4 ACTIVE SOIC D Green (RoHS TL082ACDRG4 ACTIVE SOIC D Green (RoHS TL082ACP ACTIVE PDIP P 8 50 Pb-Free TL082ACPE4 ACTIVE PDIP P 8 50 Pb-Free TL082ACPSR ACTIVE SO PS Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU Level-1-260C-UNLIM 0 to AC CU NIPDAU N / A for Pkg Type 0 to 70 TL082ACP CU NIPDAU N / A for Pkg Type 0 to 70 TL082ACP CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082A Device Marking (4/5) Samples Addendum-Page 3

20 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL082ACPSRE4 ACTIVE SO PS Green (RoHS TL082ACPSRG4 ACTIVE SO PS Green (RoHS TL082BCD ACTIVE SOIC D 8 75 Green (RoHS TL082BCDE4 ACTIVE SOIC D 8 75 Green (RoHS TL082BCDG4 ACTIVE SOIC D 8 75 Green (RoHS TL082BCDR ACTIVE SOIC D Green (RoHS TL082BCDRE4 ACTIVE SOIC D Green (RoHS TL082BCDRG4 ACTIVE SOIC D Green (RoHS TL082BCP ACTIVE PDIP P 8 50 Pb-Free TL082BCPE4 ACTIVE PDIP P 8 50 Pb-Free TL082CD ACTIVE SOIC D 8 75 Green (RoHS TL082CDE4 ACTIVE SOIC D 8 75 Green (RoHS TL082CDG4 ACTIVE SOIC D 8 75 Green (RoHS TL082CDR ACTIVE SOIC D Green (RoHS TL082CDRE4 ACTIVE SOIC D Green (RoHS TL082CDRG4 ACTIVE SOIC D Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082A CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082A CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU Level-1-260C-UNLIM 0 to BC CU NIPDAU N / A for Pkg Type 0 to 70 TL082BCP CU NIPDAU N / A for Pkg Type 0 to 70 TL082BCP CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL082C TL082CJG OBSOLETE CDIP JG 8 TBD Call TI Call TI 0 to 70 TL082CP ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TL082CP Device Marking (4/5) Samples Addendum-Page 4

21 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL082CPE4 ACTIVE PDIP P 8 50 Pb-Free TL082CPSR ACTIVE SO PS Green (RoHS TL082CPSRG4 ACTIVE SO PS Green (RoHS TL082CPW ACTIVE TSSOP PW Green (RoHS TL082CPWE4 ACTIVE TSSOP PW Green (RoHS TL082CPWG4 ACTIVE TSSOP PW Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU N / A for Pkg Type 0 to 70 TL082CP CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 TL082CPWLE OBSOLETE TSSOP PW 8 TBD Call TI Call TI 0 to 70 TL082CPWR ACTIVE TSSOP PW Green (RoHS TL082CPWRE4 ACTIVE TSSOP PW Green (RoHS TL082CPWRG4 ACTIVE TSSOP PW Green (RoHS TL082ID ACTIVE SOIC D 8 75 Green (RoHS TL082IDE4 ACTIVE SOIC D 8 75 Green (RoHS TL082IDG4 ACTIVE SOIC D 8 75 Green (RoHS TL082IDR ACTIVE SOIC D Green (RoHS TL082IDRE4 ACTIVE SOIC D Green (RoHS TL082IDRG4 ACTIVE SOIC D Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T082 CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL082I TL082IJG OBSOLETE CDIP JG 8 TBD Call TI Call TI -40 to 85 TL082IP ACTIVE PDIP P 8 50 Pb-Free TL082IPE4 ACTIVE PDIP P 8 50 Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 TL082IP CU NIPDAU N / A for Pkg Type -40 to 85 TL082IP Device Marking (4/5) Samples Addendum-Page 5

22 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL082IPWR ACTIVE TSSOP PW Green (RoHS TL082IPWRE4 ACTIVE TSSOP PW Green (RoHS TL082IPWRG4 ACTIVE TSSOP PW Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM -40 to 85 Z082 CU NIPDAU Level-1-260C-UNLIM -40 to 85 Z082 CU NIPDAU Level-1-260C-UNLIM -40 to 85 Z082 TL082MFK OBSOLETE LCCC FK 20 TBD Call TI Call TI -55 to 125 TL082MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to Q2A TL082MFKB TL082MJG ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to 125 TL082MJG Device Marking (4/5) Samples TL082MJGB ACTIVE CDIP JG 8 1 TBD A42 N / A for Pkg Type -55 to QPA TL082M TL084ACD ACTIVE SOIC D Green (RoHS TL084ACDE4 ACTIVE SOIC D Green (RoHS TL084ACDG4 ACTIVE SOIC D Green (RoHS TL084ACDR ACTIVE SOIC D Green (RoHS TL084ACDRE4 ACTIVE SOIC D Green (RoHS TL084ACDRG4 ACTIVE SOIC D Green (RoHS TL084ACN ACTIVE PDIP N Pb-Free TL084ACNE4 ACTIVE PDIP N Pb-Free TL084ACNSR ACTIVE SO NS Green (RoHS TL084ACNSRE4 ACTIVE SO NS Green (RoHS TL084ACNSRG4 ACTIVE SO NS Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084AC CU NIPDAU N / A for Pkg Type 0 to 70 TL084ACN CU NIPDAU N / A for Pkg Type 0 to 70 TL084ACN CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084A CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084A CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084A Addendum-Page 6

23 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL084BCD ACTIVE SOIC D Green (RoHS TL084BCDE4 ACTIVE SOIC D Green (RoHS TL084BCDG4 ACTIVE SOIC D Green (RoHS TL084BCDR ACTIVE SOIC D Green (RoHS TL084BCDRE4 ACTIVE SOIC D Green (RoHS TL084BCDRG4 ACTIVE SOIC D Green (RoHS TL084BCN ACTIVE PDIP N Pb-Free TL084BCNE4 ACTIVE PDIP N Pb-Free TL084CD ACTIVE SOIC D Green (RoHS TL084CDE4 ACTIVE SOIC D Green (RoHS TL084CDG4 ACTIVE SOIC D Green (RoHS TL084CDR ACTIVE SOIC D Green (RoHS TL084CDRE4 ACTIVE SOIC D Green (RoHS TL084CDRG4 ACTIVE SOIC D Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084BC CU NIPDAU N / A for Pkg Type 0 to 70 TL084BCN CU NIPDAU N / A for Pkg Type 0 to 70 TL084BCN CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084C TL084CJ OBSOLETE CDIP J 14 TBD Call TI Call TI 0 to 70 TL084CN ACTIVE PDIP N Pb-Free TL084CNE4 ACTIVE PDIP N Pb-Free CU NIPDAU N / A for Pkg Type 0 to 70 TL084CN CU NIPDAU N / A for Pkg Type 0 to 70 TL084CN TL084CNSLE OBSOLETE SO NS 14 TBD Call TI Call TI 0 to 70 TL084CNSR ACTIVE SO NS Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084 Device Marking (4/5) Samples Addendum-Page 7

24 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TL084CNSRG4 ACTIVE SO NS Green (RoHS TL084CPW ACTIVE TSSOP PW Green (RoHS TL084CPWE4 ACTIVE TSSOP PW Green (RoHS TL084CPWG4 ACTIVE TSSOP PW Green (RoHS (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) CU NIPDAU Level-1-260C-UNLIM 0 to 70 TL084 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 TL084CPWLE OBSOLETE TSSOP PW 14 TBD Call TI Call TI 0 to 70 TL084CPWR ACTIVE TSSOP PW Green (RoHS TL084CPWRE4 ACTIVE TSSOP PW Green (RoHS TL084CPWRG4 ACTIVE TSSOP PW Green (RoHS TL084ID ACTIVE SOIC D Green (RoHS TL084IDE4 ACTIVE SOIC D Green (RoHS TL084IDG4 ACTIVE SOIC D Green (RoHS TL084IDR ACTIVE SOIC D Green (RoHS TL084IDRE4 ACTIVE SOIC D Green (RoHS TL084IDRG4 ACTIVE SOIC D Green (RoHS CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 CU NIPDAU Level-1-260C-UNLIM 0 to 70 T084 CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I CU NIPDAU Level-1-260C-UNLIM -40 to 85 TL084I TL084IJ OBSOLETE CDIP J 14 TBD Call TI Call TI -40 to 85 TL084IN ACTIVE PDIP N Pb-Free TL084INE4 ACTIVE PDIP N Pb-Free CU NIPDAU N / A for Pkg Type -40 to 85 TL084IN CU NIPDAU N / A for Pkg Type -40 to 85 TL084IN TL084MFK ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to 125 TL084MFK Device Marking (4/5) Samples TL084MFKB ACTIVE LCCC FK 20 1 TBD POST-PLATE N / A for Pkg Type -55 to Q2A Addendum-Page 8

25 PACKAGE OPTION ADDENDUM 25-Sep-2013 Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) Op Temp ( C) TL084MJ ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to 125 TL084MJ TL084 MFKB Device Marking (4/5) Samples TL084MJB ACTIVE CDIP J 14 1 TBD A42 N / A for Pkg Type -55 to QC A TL084MJB TL084QD ACTIVE SOIC D Green (RoHS TL084QDG4 ACTIVE SOIC D Green (RoHS TL084QDR ACTIVE SOIC D Green (RoHS TL084QDRG4 ACTIVE SOIC D Green (RoHS CU NIPDAU Level-1-260C-UNLIM -40 to 125 TL084Q CU NIPDAU Level-1-260C-UNLIM -40 to 125 TL084Q CU NIPDAU Level-1-260C-UNLIM -40 to 125 TL084Q CU NIPDAU Level-1-260C-UNLIM -40 to 125 TL084Q (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free, Pb-Free (RoHS Exempt), or Green (RoHS - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free : TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 9

26 PACKAGE OPTION ADDENDUM 25-Sep-2013 Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF TL082, TL082M, TL084, TL084M : Catalog: TL082, TL084 Automotive: TL082-Q1, TL082-Q1 Military: TL082M, TL084M NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects Military - QML certified for Military and Defense Applications Addendum-Page 10

27 PACKAGE MATERIALS INFORMATION 24-Apr-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TL081ACDR SOIC D Q1 TL081BCDR SOIC D Q1 TL081CDR SOIC D Q1 TL081CPSR SO PS Q1 TL081IDR SOIC D Q1 TL082ACDR SOIC D Q1 TL082ACDR SOIC D Q1 TL082ACPSR SO PS Q1 TL082BCDR SOIC D Q1 TL082CDR SOIC D Q1 TL082CPWR TSSOP PW Q1 TL082IDR SOIC D Q1 TL082IDR SOIC D Q1 TL082IPWR TSSOP PW Q1 TL084ACDR SOIC D Q1 TL084ACDR SOIC D Q1 TL084ACNSR SO NS Q1 TL084BCDR SOIC D Q1 Pack Materials-Page 1

28 PACKAGE MATERIALS INFORMATION 24-Apr-2013 Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TL084CDR SOIC D Q1 TL084CDRG4 SOIC D Q1 TL084CPWR TSSOP PW Q1 TL084IDR SOIC D Q1 TL084QDR SOIC D Q1 TL084QDRG4 SOIC D Q1 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL081ACDR SOIC D TL081BCDR SOIC D TL081CDR SOIC D TL081CPSR SO PS TL081IDR SOIC D TL082ACDR SOIC D TL082ACDR SOIC D TL082ACPSR SO PS TL082BCDR SOIC D TL082CDR SOIC D TL082CPWR TSSOP PW Pack Materials-Page 2

29 PACKAGE MATERIALS INFORMATION 24-Apr-2013 Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TL082IDR SOIC D TL082IDR SOIC D TL082IPWR TSSOP PW TL084ACDR SOIC D TL084ACDR SOIC D TL084ACNSR SO NS TL084BCDR SOIC D TL084CDR SOIC D TL084CDRG4 SOIC D TL084CPWR TSSOP PW TL084IDR SOIC D TL084QDR SOIC D TL084QDRG4 SOIC D Pack Materials-Page 3

30 MECHANICAL DATA MCER001A JANUARY 1995 REVISED JANUARY 1997 JG (R-GDIP-T8) CERAMIC DUAL-IN-LINE (10,16) (9,00) (7,11) (6,22) (1,65) (1,14) (1,60) (0,38) (0,51) MIN (7,87) (7,37) (5,08) MAX Seating Plane (3,30) MIN (2,54) (0,58) (0,38) (0,36) (0,20) /C 08/96 NOTES: A. All linear dimensions are in inches (millimeters). B. This drawing is subject to change without notice. C. This package can be hermetically sealed with a ceramic lid using glass frit. D. Index point is provided on cap for terminal identification. E. Falls within MIL STD 1835 GDIP1-T8 POST OFFICE BOX DALLAS, TEXAS 75265

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as components ) are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS Products Applications Audio Automotive and Transportation Amplifiers amplifier.ti.com Communications and Telecom Data Converters dataconverter.ti.com Computers and Peripherals DLP Products Consumer Electronics DSP dsp.ti.com Energy and Lighting Clocks and Timers Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt power.ti.com Space, Avionics and Defense Microcontrollers microcontroller.ti.com Video and Imaging RFID OMAP Applications Processors TI E2E Community e2e.ti.com Wireless Connectivity Mailing Address: Texas Instruments, Post Office Box , Dallas, Texas Copyright 2013, Texas Instruments Incorporated