400ksps, +5V, 8-/4-Channel, 10-Bit ADCs with +2.5V Reference and Parallel Interface
|
|
- Dwain Simon
- 5 years ago
- Views:
Transcription
1 9-64; Rev 2; 2/2 EVALUATION KIT AVAILABLE 4ksps, +5V, 8-/4-Channel, -Bit ADCs General Description The MAX9/MAX92 low-power, -bit analog-todigital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up (2µs), an on-chip clock, +2.5V internal reference, and a high-speed, byte-wide parallel interface. The devices operate with a single +5V analog supply and feature a V LOGIC pin that allows them to interface directly with a +2.7V to +5.5V digital supply. Power consumption is only mw (VDD = VLOGIC) at a 4ksps max sampling rate. Two software-selectable power-down modes enable the MAX9/MAX92 to be shut down between conversions; accessing the parallel interface returns them to normal operation. Powering down between conversions can cut supply current to under µa at reduced sampling rates. Both devices offer software-configurable analog inputs for unipolar/bipolar and single-ended/pseudo-differential operation. In single-ended mode, the MAX9 has eight input channels and the MAX92 has four input channels (four and two input channels, respectively, when in pseudo-differential mode). Excellent dynamic performance and low power, combined with ease of use and small package size, make these converters ideal for battery-powered and dataacquisition applications or for other circuits with demanding power consumption and space requirements. The MAX9/MAX92 tri-states INT when CS goes high. Refer to the MAX6/MAX64 if tri-stating INT is not desired. The MAX9 is available in a 28-pin QSOP package, while the MAX92 comes in a 24-pin QSOP. For pincompatible +3V, -bit versions, refer to the MAX9/ MAX93 data sheet. Industrial Control Systems Energy Management Data-Acquisition Systems Applications Data Logging Patient Monitoring Touchscreens Ordering Information PART TEMP RANGE PIN-PACKAGE INL (LSB) MAX9ACEI C to +7 C 28 QSOP ±.5 MAX9BCEI C to +7 C 28 QSOP ± MAX9AEEI -4 C to +85 C 28 QSOP ±.5 MAX9BEEI -4 C to +85 C 28 QSOP ± Ordering Information continued at end of data sheet. Features -Bit Resolution, ±.5 LSB Linearity +5V Single-Supply Operation User-Adjustable Logic Level (+2.7V to +5.5V) Internal +2.5V Reference Software-Configurable Analog Input Multiplexer 8-Channel Single-Ended/ 4-Channel Pseudo-Differential (MAX9) 4-Channel Single-Ended/ 2-Channel Pseudo-Differential (MAX92) Software-Configurable Unipolar/Bipolar Analog Inputs Low Current: 2.5mA (4ksps).mA (ksps) 4µA (ksps) 2µA (Shutdown) Internal 6MHz Full-Power Bandwidth Track/Hold Byte-Wide Parallel (8 + 2) Interface Small Footprint: 28-Pin QSOP (MAX9) 24-Pin QSOP (MAX92) TOP VIEW HBEN D7 2 D6 3 D5 4 D4 5 D3 6 D2 7 D/D9 8 D/D8 9 INT RD 2 Pin Configurations MAX92 QSOP 24 V LOGIC 23 V DD 22 REF 2 REFADJ 2 GND 9 COM 8 CH 7 CH 6 CH2 5 CH3 4 CS 3 CLK Pin Configurations continued at end of data sheet. Typical Operating Circuits appear at end of data sheet. MAX9/MAX92 Maxim Integrated Products For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at , or visit Maxim s website at
2 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 ABSOLUTE MAXIMUM RATINGS V DD to GND...-.3V to +6V V LOGIC to GND...-.3V to +6V CH CH7, COM to GND...-.3V to (V DD +.3V) REF, REFADJ to GND...-.3V to (V DD +.3V) Digital Inputs to GND...-.3V to +6V Digital Outputs (D D9, INT) to GND V to (V LOGIC +.3V) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. ELECTRICAL CHARACTERISTICS (V DD = V LOGIC = +5V ±%, COM = GND, REFADJ = V DD, V REF = +2.5V, 4.7µF capacitor at REF pin, f CLK = 7.6MHz (5% duty cycle), T A = T MIN to T MAX, unless otherwise noted. Typical values are at T A = +25 C.) PARAMETER DC ACCURACY (Note ) Resolution Relative Accuracy (Note 2) Differential Nonlinearity Offset Error Gain Error (Note 3) Gain Temperature Coefficient Channel-to-Channel Offset Matching Total Harmonic Distortion (including 5th-order harmonic) Spurious-Free Dynamic Range Intermodulation Distortion Channel-to-Channel Crosstalk Full-Linear Bandwidth Full-Power Bandwidth Conversion Time (Note 5) T/H Acquisition Time Aperture Delay RES INL THD SFDR IMD t CONV t ACQ CONDITIONS MAX9_A MAX9_B No missing codes over temperature DYNAMIC SPECIFICATIONS (f IN(sine wave) = 5kHz, V IN = 2.5V P-P, 4ksps, external f CLK = 7.6MHz, bipolar input mode) Signal-to-Noise Plus Distortion SINAD 6 CONVERSION RATE Aperture Jitter External Clock Frequency Duty Cycle SYMBOL DNL f CLK f IN = 49kHz, f IN2 = 52kHz f IN = 75kHz, V IN = 2.5V P-P (Note 4) SINAD > 56dB -3dB rolloff External clock mode External acquisition/internal clock mode Internal acquisition/internal clock mode External acquisition or external clock mode External acquisition or external clock mode Internal acquisition/internal clock mode Continuous Power Dissipation (T A = +7 C) 24-Pin QSOP (derate 9.5mW/ C above +7 C)...762mW 28-Pin QSOP (derate 8.mW/ C above +7 C)...667mW Operating Temperature Ranges MAX9_C /MAX92_C... C to +7 C MAX9_E /MAX92_E...-4 C to +85 C Storage Temperature Range C to +5 C Lead Temperature (soldering, s)...+3 C MIN TYP MAX ±2. ± ±.5 ± ± ±2 ± <5 < UNITS Bits LSB LSB LSB LSB ppm/ C LSB db db db db db khz MHz µs ns ns ps MHz % 2
3 4ksps, +5V, 8-/4-Channel, -Bit ADCs ELECTRICAL CHARACTERISTICS (continued) (V DD = V LOGIC = +5V ±%, COM = GND, REFADJ = V DD, V REF = +2.5V, 4.7µF capacitor at REF pin, f CLK = 7.6MHz (5% duty cycle), T A = T MIN to T MAX, unless otherwise noted. Typical values are at T A = +25 C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS ANALOG INPUTS Analog Input Voltage Range, Single Ended and Differential (Note 6) Multiplexer Leakage Current Input Capacitance INTERNAL REFERENCE REF Output Voltage REF Short-Circuit Current REF Temperature Coefficient REFADJ Input Range REFADJ High Threshold Load Regulation (Note 7) Capacitive Bypass at REFADJ Capacitive Bypass at REF EXTERNAL REFERENCE AT REF V IN C IN TC REF Unipolar, V COM = On/off-leakage current, V IN = or V DD TA = C to +7 C For small adjustments To power down the internal reference to.5ma output load V REF Bipolar, V COM = V REF / 2 -V REF /2 +V REF /2 ±. ± 2 µa pf V 5 ma ±2 ppm/ C ± mv V DD -. V.2 mv/ma. µf 4.7 µf V MAX9/MAX92 REF Input Voltage Range V REF. V DD + 5mV V Shutdown REF Input Current I REF DIGITAL INPUTS AND OUTPUTS Input Voltage High V IH Input Voltage Low V IL Input Hysteresis V HYS Input Leakage Current I IN Input Capacitance C IN Output Voltage Low V OL Output Voltage High V OH Three-State Leakage Current I LEAKAGE Three-State Output Capacitance C OUT V REF = 2.5V, f SAMPLE = 4ksps 2 3 Shutdown mode 2 V LOGIC = 4.5V 4. V LOGIC = 2.7V 2. V LOGIC = 4.5V or 2.7V.8 2 V IN = or V DD ±. ± 5 I SINK =.6mA.4 I SOURCE = ma V LOGIC -.5 CS = V DD ±. ± CS = V DD 5 µa V V mv µa pf V V µa pf 3
4 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 ELECTRICAL CHARACTERISTICS (continued) (V DD = V LOGIC = +5V ±%, COM = GND, REFADJ = V DD, V REF = +2.5V, 4.7µF capacitor at REF pin, f CLK = 7.6MHz (5% duty cycle), T A = T MIN to T MAX, unless otherwise noted. Typical values are at T A = +25 C.) PARAMETER POWER REQUIREMENTS Analog Supply Voltage Digital Supply Voltage SYMBOL V DD V LOGIC CONDITIONS MIN TYP MAX Operating mode, Internal reference f SAMPLE = 4ksps External reference ma Positive Supply Current I DD Internal reference..2 Standby mode Operating mode, External reference.5.8 Shutdown mode 2 µa f SAMPLE = 4ksps 2 V LOGIC Current I LOGIC C L = 2pF µa Nonconverting 2 Power-Supply Rejection PSR V DD = 5V ±%, full-scale input ±.3 ±.9 mv 2.7 V DD +.3 UNITS V V TIMING CHARACTERISTICS (V DD = V LOGIC = +5V ±%, COM = GND, REFADJ = V DD, V REF = +2.5V, 4.7µF capacitor at REF pin, f CLK = 7.6MHz (5% duty cycle), T A = T MIN to T MAX, unless otherwise noted. Typical values are at T A = +25 C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS CLK Period t CP 32 ns CLK Pulse Width High t CH 4 ns CLK Pulse Width Low t CL 4 ns Data Valid to Rise Time t DS 4 ns Rise to Data Valid Hold Time t DH ns to CLK Fall Setup Time t CWS 4 ns CLK Fall to Hold Time t CWH 4 ns CS to CLK or Setup Time t CSWS 6 ns CLK or to CS Hold Time t CSWH ns CS Pulse Width t CS ns Pulse Width (Note 8) t 6 ns 4
5 4ksps, +5V, 8-/4-Channel, -Bit ADCs TIMING CHARACTERISTICS (continued) (V DD = V LOGIC = +5V ±%, COM = GND, REFADJ = V DD, V REF = +2.5V, 4.7µF capacitor at REF pin, f CLK = 7.6MHz (5% duty cycle), T A = T MIN to T MAX, unless otherwise noted. Typical values are at T A = +25 C.) PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS CS Rise to Output Disable RD Rise to Output Disable t TC C LOAD = 2pF, Figure 6 ns t TR C LOAD = 2pF, Figure 4 ns RD Fall to Output Data Valid t DO C LOAD = 2pF, Figure 5 ns HBEN Rise to Output Data Valid t DO C LOAD = 2pF, Figure 5 ns HBEN Fall to Output Data Valid t DO C LOAD = 2pF, Figure 8 ns RD Fall to INT High Delay t INT C LOAD = 2pF, Figure 5 ns CS Fall to Output Data Valid t DO2 C LOAD = 2pF, Figure ns Note : Tested at V DD = +5V, COM = GND, unipolar single-ended input mode. Note 2: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have been removed. Note 3: Offset nulled. Note 4: On channel is grounded; sine wave applied to off channels. Note 5: Conversion time is defined as the number of clock cycles times the clock period; clock has 5% duty cycle. Note 6: Input voltage range referenced to negative input. The absolute range for the analog inputs is from GND to V DD. Note 7: External load should not change during conversion for specified accuracy. Note 8: When bit 5 is set low for internal acquisition, must not return low until after the first falling clock edge of the conversion. MAX9/MAX92 V LOGIC 3kΩ DOUT 3kΩ C LOAD 2pF DOUT C LOAD 2pF a) HIGH-Z TO V OH AND V OL TO V OH b) HIGH-Z TO V OL AND V OH TO V OL Figure. Load Circuits for Enable/Disable Times 5
6 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 Typical Operating Characteristics (V DD = V LOGIC = +5V, V REF = +2.5V, f CLK = 7.6MHz, C L = 2pF, T A = +25 C, unless otherwise noted.) INL (LSB) INTEGRAL NONLINEARITY vs. OUTPUT CODE OUTPUT CODE MAX9/92 toc DNL (LSB) DIFFERENTIAL NONLINEARITY vs. OUTPUT CODE OUTPUT CODE MAX9/92 toc2 IDD (µa) k k SUPPLY CURRENT vs. SAMPLE FREQUENCY WITH INTERNAL REFERENCE WITH EXTERNAL REFERENCE. k k k M f SAMPLE (Hz) MAX9/92 toc SUPPLY CURRENT vs. SUPPLY VOLTAGE R L = CODE = MAX9/92 toc SUPPLY CURRENT vs. TEMPERATURE R L = CODE = MAX9/92 toc STANDBY CURRENT vs. SUPPLY VOLTAGE MAX9/92 toc6 IDD (ma) 2. IDD (ma) STANDBY IDD (µa) V DD (V) TEMPERATURE ( C) V DD (V) STANDBY IDD (µa) STANDBY CURRENT vs. TEMPERATURE MAX9/92 toc7 POWER-DOWN IDD (µa) POWER-DOWN CURRENT vs. SUPPLY VOLTAGE MAX9/92 toc8 POWER-DOWN IDD (µa) POWER-DOWN CURRENT vs. TEMPERATURE MAX9/92 toc TEMPERATURE ( C) V DD (V) TEMPERATURE ( C) 6
7 4ksps, +5V, 8-/4-Channel, -Bit ADCs Typical Operating Characteristics (continued) (V DD = V LOGIC = +5V, V REF = +2.5V, f CLK = 7.6MHz, C L = 2pF, T A = +25 C, unless otherwise noted.) VREF (V) INTERNAL REFERENCE VOLTAGE vs. SUPPLY VOLTAGE V DD (V) MAX9/92 toc VREF (V) INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE TEMPERATURE ( C) MAX9/92 toc OFFSET ERROR (LSB) OFFSET ERROR vs. SUPPLY VOLTAGE V DD (V) MAX9/92 toc2 MAX9/MAX92 OFFSET ERROR (LSB)..5 OFFSET ERROR vs. TEMPERATURE MAX9/92 toc3 GAIN ERROR (LSB).5.25 GAIN ERROR vs. SUPPLY VOLTAGE MAX9/92 toc4 GAIN ERROR (LSB) GAIN ERROR vs. TEMPERATURE MAX9/92 toc TEMPERATURE ( C) V DD (V) TEMPERATURE ( C) 25 2 LOGIC SUPPLY CURRENT vs. SUPPLY VOLTAGE MAX9/92 toc LOGIC SUPPLY CURRENT vs. TEMPERATURE MAX9/92 toc FFT PLOT V DD = 5V f IN = 5kHz f SAMPLE = 4ksps MAX9/92 toc8 ILOGIC (µa) 5 ILOGIC (µa) 5 AMPLITUDE (db) V DD (V) TEMPERATURE ( C) FREQUENCY (khz) 7
8 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 PIN MAX9 MAX92 NAME HBEN FUNCTION High Byte Enable. Used to multiplex the -bit conversion result. : 2 MSBs are multiplexed on the data bus. : 8 LSBs are available on the data bus. 2 2 D7 Three-State Digital I/O Line (D7) 3 3 D6 Three-State Digital I/O Line (D6) 4 4 D5 Three-State Digital I/O Line (D5) 5 5 D4 Three-State Digital I/O Line (D4) 6 6 D3 Three-State Digital I/O Line (D3) 7 7 D2 Three-State Digital I/O Line (D2) 8 8 D/D9 Three-State Digital I/O Line (D, HBEN = ; D9, HBEN = ) 9 9 D/D8 Three-State Digital I/O Line (D, HBEN = ; D8, HBEN = ) INT INT goes low when the conversion is complete and the output data is ready. RD CLK Pin Description Active-Low Read Select. If CS is low, a falling edge on RD enables the read operation on the data bus. Active-Low Write Select. When CS is low in internal acquisition mode, a rising edge on latches in configuration data and starts an acquisition plus a conversion cycle. When CS is low in external acquisition mode, the first rising edge on ends acquisition and starts a conversion. Clock Input. In external clock mode, drive CLK with a TTL/CMOS-compatible clock. In internal clock mode, connect this pin to either V DD or GND. 4 4 CS Active-Low Chip Select. When CS is high, digital outputs (INT, D7 D) are high impedance. 5 CH7 Analog Input Channel 7 6 CH6 Analog Input Channel 6 7 CH5 Analog Input Channel 5 8 CH4 Analog Input Channel CH3 Analog Input Channel CH2 Analog Input Channel CH Analog Input Channel 22 8 CH Analog Input Channel 23 9 COM Ground Reference for Analog Inputs. Sets zero-code voltage in single-ended mode and must be stable to ±.5 LSB during conversion GND Analog and Digital Ground 25 2 REFADJ Bandgap Reference Output/Bandgap Reference Buffer Input. Bypass to GND with a.µf capacitor. When using an external reference, connect REFADJ to V DD to disable the internal bandgap reference REF Bandgap Reference Buffer Output/External Reference Input. Add a 4.7µF capacitor to GND when using the internal reference V DD Analog +5V Power Supply. Bypass with a.µf capacitor to GND. Digital Power Supply. V 28 V LOGIC powers the digital outputs of the data converter and can range 24 LOGIC from +2.7V to V DD + 3mV. 8
9 4ksps, +5V, 8-/4-Channel, -Bit ADCs (CH7) (CH6) (CH5) (CH4) CH3 CH2 CH CH COM CLK CS RD INT CLOCK ANALOG INPUT MULTIPLEXER CONTROL LOGIC AND LATCHES T/H REF CHARGE REDISTRIBUTION -BIT DAC SUCCESSIVE- APPROXIMATION REGISTER MUX A V = 2.5 REFADJ 7kΩ COMP.22V REFERENCE MAX9 MAX92 HBEN MAX9/MAX V DD THREE-STATE, BIDIRECTIONAL I/O INTERFACE V LOGIC GND D D7 8-BIT DATA BUS ( ) ARE FOR MAX9 ONLY. Figure 2. Simplified Functional Diagram of 8-/4-Channel MAX9/MAX92 Detailed Description Converter Operation The MAX9/MAX92 ADCs use a successiveapproximation (SAR) conversion technique and an input track-and-hold (T/H) stage to convert an analog input signal to a -bit digital output. Their parallel (8 + 2) output format provides an easy interface to standard microprocessors (µps). Figure 2 shows the simplified internal architecture of the MAX9/MAX92. Single-Ended and Pseudo-Differential Operation The sampling architecture of the ADC s analog comparator is illustrated in the equivalent input circuits in Figures 3a and 3b. In single-ended mode, IN+ is internally switched to channels CH CH7 for the MAX9 (Figure 3a) and to CH CH3 for the MAX92 (Figure 3b), while IN- is switched to COM (Table 3). In differential mode, IN+ and IN- are selected from analog input pairs (Table 4). In differential mode, IN- and IN+ are internally switched to either of the analog inputs. This configuration is pseudodifferential in that only the signal at IN+ is sampled. The return side (IN-) must remain stable within ±.5 LSB (±. LSB for best performance) with respect to GND during a conversion. To accomplish this, connect a.µf capacitor from IN- (the selected input) to GND. During the acquisition interval, the channel selected as the positive input (IN+) charges capacitor CHOLD. At the end of the acquisition interval, the T/H switch opens, retaining the charge on C HOLD as a sample of the signal at IN+. The conversion interval begins with the input multiplexer switching C HOLD from the positive input (IN+) to the negative input (IN-). This unbalances node ZERO at the comparator s positive input. The capacitive digital-toanalog converter (DAC) adjusts during the remainder of the conversion cycle to restore node ZERO to V within the limits of -bit resolution. This action is equivalent to transferring a 2pF [(VIN+) - (VIN-)] charge from CHOLD to the binary-weighted capacitive DAC, which in turn forms a digital representation of the analog input signal. 9
10 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 CH CH CH2 CH3 CH4 CH5 CH6 CH7 COM REF INPUT MUX -BIT CAPACITIVE DAC C HOLD + 2pF C SWITCH TRACK T/H SWITCH R IN 8Ω ZERO HOLD COMPARATOR SINGLE-ENDED MODE: IN+ = CH CH7, IN- = COM PSEUDO-DIFFERENTIAL MODE: IN+ AND IN- SELECTED FROM PAIRS OF CH/CH, CH2/CH3, CH4/CH5, AND CH6/CH7 Figure 3a. MAX9 Simplified Input Structure AT THE SAMPLING INSTANT, THE MUX INPUT SWITCHES FROM THE SELECTED IN+ CHANNEL TO THE SELECTED IN- CHANNEL. CH CH CH2 CH3 COM REF INPUT MUX -BIT CAPACITIVE DAC C HOLD + 2pF C SWITCH TRACK T/H SWITCH R IN 8Ω ZERO HOLD COMPARATOR SINGLE-ENDED MODE: IN+ = CH CH3, IN- = COM PSEUDO-DIFFERENTIAL MODE: IN+ AND IN- SELECTED FROM PAIRS OF CH/CH AND CH2/CH3 Figure 3b. MAX92 Simplified Input Structure AT THE SAMPLING INSTANT, THE MUX INPUT SWITCHES FROM THE SELECTED IN+ CHANNEL TO THE SELECTED IN- CHANNEL. Analog Input Protection Internal protection diodes, which clamp the analog input to VDD and GND, allow each input channel to swing within (GND - 3mV) to (V DD + 3mV) without damage. However, for accurate conversions near full scale, neither input should exceed (V DD + 5mV) or be less than (GND - 5mV). If an off-channel analog input voltage exceeds the supplies by more than 5mV, limit the forward-bias input current to 4mA. Track/Hold The MAX9/MAX92 T/H stage enters its tracking mode on the rising edge of. In external acquisition mode, the part enters its hold mode on the next rising edge of. In internal acquisition mode, the part enters its hold mode on the fourth falling edge of the clock after writing the control byte. Note that, in internal clock mode, this is approximately µs after writing the control byte. In single-ended operation, IN- is connected to COM and the converter samples the positive (+) input. In pseudo-differential operation, IN- connects to the negative input (-) and the difference of (IN+) - (IN-) is sampled. At the beginning of the next conversion, the positive input connects back to IN+ and CHOLD charges to the input signal. The time required for the T/H stage to acquire an input signal depends on how quickly its input capacitance is charged. If the input signal s source impedance is high, the acquisition time lengthens and more time must be allowed between conversions. The acquisition time, tacq, is the maximum time the device takes to acquire the signal and is also the minimum time required for the signal to be acquired. Calculate this with the following equation: t ACQ = 7 (R S + R IN )C IN where R S is the source impedance of the input signal, RIN (8Ω) is the input resistance, and CIN (2pF) is the input capacitance of the ADC. Source impedances below 3kΩ have no significant impact on the MAX9/ MAX92 s AC performance. Higher source impedances can be used if a.µf capacitor is connected to the individual analog inputs. Along with the input impedance, this capacitor forms an RC filter, limiting the ADC s signal bandwidth. Input Bandwidth The MAX9/MAX92 T/H stage offers a 35kHz fulllinear and a 6MHz full-power bandwidth. These features make it possible to digitize high-speed transients and measure periodic signals with bandwidths exceeding the ADC s sampling rate by using undersampling techniques. To avoid aliasing high-frequency signals into the frequency band of interest, anti-alias filtering is recommended. Starting a Conversion Initiate a conversion by writing a control byte that selects the multiplexer channel and configures the MAX9/ MAX92 for either unipolar or bipolar operation. A write pulse ( + CS) can either start an acquisition interval or
11 4ksps, +5V, 8-/4-Channel, -Bit ADCs initiate a combined acquisition plus conversion. The sampling interval occurs at the end of the acquisition interval. The ACQMOD (acquisition mode) bit in the input control byte (Table ) offers two options for acquiring the signal: an internal and an external acquisition. The conversion period lasts for 3 clock cycles in either the internal or external clock or acquisition mode. Writing a new control byte during a conversion cycle aborts the conversion and starts a new acquisition interval. Internal Acquisition Select internal acquisition by writing the control byte with the ACQMOD bit cleared (ACQMOD = ). This causes the write pulse to initiate an acquisition interval whose duration is internally timed. Conversion starts when this acquisition interval (three external clock cycles or approximately µs in internal clock mode) ends (Figure 4). When the internal acquisition is combined with the internal clock, the aperture jitter can be as high as 2ps. Internal clock users wishing to achieve the 5ps jitter specification should always use external acquisition mode. External Acquisition Use external acquisition mode for precise control of the sampling aperture and/or dependent control of acquisition and conversion times. The user controls acquisition and start-of-conversion with two separate write pulses. The first pulse, written with ACQMOD =, starts an Table. Control Byte Functional Description acquisition interval of indeterminate length. The second write pulse, written with ACQMOD = (all other bits in the control byte are unchanged), terminates acquisition and starts conversion on rising edge (Figure 5). The address bits for the input multiplexer must have the same values on the first and second write pulses. Power-down mode bits (PD, PD) can assume new values on the second write pulse (see the Power-Down Modes section). Changing other bits in the control byte corrupts the conversion. Reading a Conversion A standard interrupt signal, INT, is provided to allow the MAX9/MAX92 to flag the µp when the conversion has ended and a valid result is available. INT goes low when the conversion is complete and the output data is ready (Figures 4 and 5). INT returns high on the first read cycle or if a new control byte is written. Selecting Clock Mode The MAX9/MAX92 operate with an internal or external clock. Control bits D6 and D7 select either internal or external clock mode. The part retains the last-requested clock mode if a power-down mode is selected in the current input word. For both internal and external clock modes, internal or external acquisition can be used. At power-up, the MAX9/MAX92 enter the default external clock mode. MAX9/MAX92 BIT NAME FUNCTION PD and PD select the various clock and power-down modes. Full Power-Down Mode. Clock mode is unaffected. D7, D6 PD, PD Standby Power-Down Mode. Clock mode is unaffected. Normal Operation Mode. Internal clock mode is selected. Normal Operation Mode. External clock mode is selected. D5 D4 D3 D2, D, D ACQMOD SGL/DIF UNI/BIP A2, A, A ACQMOD = : Internal Acquisition Mode ACQMOD = : External Acquisition Mode SGL/DIF = : Pseudo-Differential Analog Input Mode SGL/DIF = : Single-Ended Analog Input Mode In single-ended mode, input signals are referred to COM. In pseudo-differential mode, the voltage difference between two channels is measured (Tables 2 and 3). UNI/BIP = : Bipolar Mode UNI/BIP = : Unipolar Mode In unipolar mode, an analog input signal from to V REF can be converted; in bipolar mode, the signal can range from -V REF /2 to +V REF /2. Address bits A2, A, A select which of the 8/4 (MAX9/MAX92) channels is to be converted (Tables 3 and 4).
12 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 CS D7 D INT RD HBEN HIGH-Z t CS t CSWS t DS t CONTROL BYTE ACQMOD = "" t ACQ t CSWH t DH t CONV t INT HIGH-Z t D t D t TR DOUT HIGH-Z HIGH/LOW BYTE VALID HIGH/LOW BYTE VALID HIGH-Z Figure 4. Conversion Timing Using Internal Acquisition Mode t CS CS t CSWS t ACQ t CONV t t CSHW t DS t DH t DH D7 D CONTROL BYTE ACQMOD = "" CONTROL BYTE ACQMOD = "" INT HIGH-Z HIGH-Z t INT RD HBEN t D t D t TR DOUT HIGH-Z HIGH/LOW BYTE VALID HIGH/LOW BYTE VALID HIGH-Z Figure 5. Conversion Timing Using External Acquisition Mode 2
13 4ksps, +5V, 8-/4-Channel, -Bit ADCs Internal Clock Mode Select internal clock mode to release the µp from the burden of running the SAR conversion clock. To select this mode, bit D7 of the control byte must be set to and bit D6 must be set to. The internal clock frequency is then selected, resulting in a 3.6µs conversion time. When using the internal clock mode, connect the CLK pin either high or low to prevent the pin from floating. CLK ACQMOD = "" ACQUISITION STARTS t CP t CWS t CH t CL ACQUISITION ENDS External Clock Mode To select the external clock mode, bits D6 and D7 of the control byte must be set to one. Figure 6 shows the clock and timing relationship for internal (Figure 6a) and external (Figure 6b) acquisition modes with an external clock. Proper operation requires a khz to 7.6MHz clock frequency with 3% to 7% duty cycle. Operating the MAX9/MAX92 with clock frequencies lower than khz is not recommended, because it causes a voltage droop across the hold capacitor in the T/H stage, which results in degraded performance. GOES HIGH WHEN CLK IS HIGH. CONVERSION STARTS MAX9/MAX92 t CWH ACQUISITION STARTS ACQUISITION ENDS CONVERSION STARTS CLK ACQMOD = "" GOES HIGH WHEN CLK IS LOW. Figure 6a. External Clock and Timing (Internal Acquisition Mode) ACQUISITION STARTS ACQUISITION ENDS CONVERSION STARTS CLK t DH t CWS ACQMOD = "" GOES HIGH WHEN CLK IS HIGH. ACQMOD = "" ACQUISITION STARTS ACQUISITION ENDS CONVERSION STARTS CLK t DH t CWH ACQMOD = "" GOES HIGH WHEN CLK IS LOW. ACQMOD = "" Figure 6b. External Clock and Timing (External Acquisition Mode) 3
14 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 Digital Interface Input (control byte) and output data are multiplexed on a three-state parallel interface. This parallel interface (I/O) can easily be interfaced with standard µps. The signals CS,, and RD control the write and read operations. CS represents the chip-select signal, which enables a µp to address the MAX9/MAX92 as an I/O port. When high, CS disables the CLK,, and RD inputs and forces the interface into a high-impedance (high-z) state. Table 2. Control Byte Format D7 (MSB) PD D6 PD Input Format The control byte is latched into the device on pins D7 D during a write command. Table 2 shows the control byte format. Output Format The output format for the MAX9/MAX92 is binary in unipolar mode and two s complement in bipolar mode. When reading the output data, CS and RD must be low. When HBEN =, the lower 8 bits are read. With HBEN =, the upper 2 bits are available and the output data bits D7 D2 are set either low in unipolar mode or to the value of the MSB in bipolar mode (Table 5). D5 D4 D3 D2 D D (LSB) ACQMOD SGL/DIF UNI/BIP A2 A A Table 3. Channel Selection for Single-Ended Operation (SGL/DIF = ) A2 A A CH + *Channels CH4 CH7 apply to MAX9 only. CH2 + CH + CH3 CH4* CH5* CH6* CH7* COM Table 4. Channel Selection for Pseudo-Differential Operation (SGL/DIF = ) A2 A A CH *Channels CH4 CH7 apply to MAX9 only. CH + CH2 + - CH3 - + CH4* CH5* CH6* CH7* 4
15 4ksps, +5V, 8-/4-Channel, -Bit ADCs Table 5. Data-Bus Output (8 + 2 Parallel Interface) PIN HBEN = HBEN = D Bit (LSB) Bit 8 D Bit Bit 9 (MSB) BIPOLAR (UNI/BIP = ) UNIPOLAR (UNI/BIP = ) D2 Bit 2 Bit 9 D3 Bit 3 Bit 9 D4 Bit 4 Bit 9 D5 Bit 5 Bit 9 D6 Bit 6 Bit 9 D7 Bit 7 Bit 9 Applications Information Power-On Reset When power is first applied, internal power-on reset circuitry activates the MAX9/MAX92 in external clock mode and sets INT high. After the power supplies stabilize, the internal reset time is µs, and no conversions should be attempted during this phase. When using the internal reference, 5µs are required for V REF to stabilize. Internal and External Reference The MAX9/MAX92 can be used with an internal or external reference voltage. An external reference can be connected directly to REF or REFADJ. An internal buffer is designed to provide +2.5V at REF for both devices. The internally trimmed +.22V reference is buffered with a +2.5V/V gain. Internal Reference The full-scale range with the internal reference is +2.5V with unipolar inputs and ±.25V with bipolar inputs. The internal reference buffer allows for small adjustments (±mv) in the reference voltage (Figure 7). Note: The reference buffer must be compensated with an external capacitor (4.7µF min) connected between REF and GND to reduce reference noise and switching spikes from the ADC. To further minimize reference noise, connect a.µf capacitor between REFADJ and GND. External Reference With the MAX9/MAX92, an external reference can be placed at either the input (REFADJ) or the output (REF) of the internal reference-buffer amplifier. V DD = +5V 5kΩ 5kΩ GND 33kΩ.µF 4.7µF MAX9 MAX92 REFADJ REF Figure 7. Reference Voltage Adjustment with External Potentiometer Using the REFADJ input makes buffering the external reference unnecessary. The REFADJ input impedance is typically 7kΩ. When applying an external reference to REF, disable the internal reference buffer by connecting REFADJ to V DD. The DC input resistance at REF is 25kΩ. Therefore, an external reference at REF must deliver up to 2µA DC load current during a conversion and have an output impedance less than Ω. If the reference has higher output impedance or is noisy, bypass it close to the REF pin with a 4.7µF capacitor. Power-Down Modes To save power, place the converter in a low-current shutdown state between conversions. Select standby mode or shutdown mode using bits D6 and D7 of the control byte (Tables and 2). In both software powerdown modes, the parallel interface remains active, but the ADC does not convert. Standby Mode While in standby mode, the supply current is ma (typ). The part powers up on the next rising edge on and is ready to perform conversions. This quick turn-on time allows the user to realize significantly reduced power consumption for conversion rates below 4ksps. Shutdown Mode Shutdown mode turns off all chip functions that draw quiescent current, reducing the typical supply current to 2µA immediately after the current conversion is completed. A rising edge on causes the MAX9/ MAX92 to exit shutdown mode and return to normal operation. To achieve full -bit accuracy with a 4.7µF reference bypass capacitor, 5µs is required after power-up. Waiting 5µs in standby mode, instead of in full-power mode, can reduce power consumption by a factor of 3 or more. When using an external reference, MAX9/MAX92 5
16 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 only 5µs are required after power-up. Enter standby mode by performing a dummy conversion with the control byte specifying standby mode. Note: Bypass capacitors larger than 4.7µF between REF and GND result in longer power-up delays. Transfer Function Table 6 shows the full-scale voltage ranges for unipolar and bipolar modes. Figure 8 depicts the nominal, unipolar input/output (I/O) transfer function, and Figure 9 shows the bipolar I/O transfer function. Code transitions occur halfway between successive-integer LSB values. Output coding is binary, with LSB = V REF / 24. Maximum Sampling Rate/ Achieving 475ksps When running at the maximum clock frequency of 7.6MHz, the specified 4ksps throughput is achieved by completing a conversion every 9 clock cycles: write cycle, 3 acquisition cycles, 3 conversion cycles, and 2 read cycles. This assumes that the results of the last conversion are read before the next control byte is written. It s possible to achieve higher throughputs (Figure ), up to 475ksps, by first writing a control word to begin the acquisition cycle of the next conversion, then reading the results of the previous conversion from the bus. This technique allows a conversion to be completed every 6 clock cycles. Note that switching the data bus during acquisition or conversion can cause additional supply noise that can make it difficult to achieve true -bit performance. Layout, Grounding, and Bypassing For best performance, use printed circuit boards. Wirewrap configurations are not recommended since the layout should ensure proper separation of analog and digital traces. Do not run analog and digital lines parallel to each other, and do not lay out digital signal paths underneath the ADC package. Use separate analog and digital PC board ground sections with only one star point (Figure ) connecting the two ground systems (analog and digital). For lowest noise operation, ensure the ground return to the star ground s power supply is low impedance and as short as possible. Route digital signals far away from sensitive analog and reference inputs OUTPUT CODE FS = REF + COM ZS = COM 2 (COM) LSB = REF 24 Figure 8. Unipolar Transfer Function *COM V REF / 2 OUTPUT CODE FS = REF 2 ZS = COM + COM -REF -FS = + COM 2 REF LSB = INPUT VOLTAGE (LSB) FULL-SCALE TRANSITION - FS COM* INPUT VOLTAGE (LSB) Figure 9. Bipolar Transfer Function FS - 3 /2 LBS FS +FS - LSB Table 6. Full Scale and Zero Scale for Unipolar and Bipolar Operation UNIPOLAR MODE BIPOLAR MODE Full Scale Zero Scale V REF + COM COM Positive Full Scale Zero Scale V REF /2 + COM COM Negative Full Scale -V REF /2 + COM 6
17 4ksps, +5V, 8-/4-Channel, -Bit ADCs High-frequency noise in the power supply (V DD ) could influence the proper operation of the ADC s fast comparator. Bypass VDD to the star ground with a network of two parallel capacitors,.µf and 4.7µF, located as close as possible to the MAX9/MAX92 powersupply pin. Minimize capacitor lead length for best supply-noise rejection, and add an attenuation resistor (5Ω) if the power supply is extremely noisy. Definitions Integral Nonlinearity Integral nonlinearity (INL) is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best-straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. The MAX9/MAX92 s INL is measured using the endpoint method. Differential Nonlinearity Differential nonlinearity (DNL) is the difference between an actual step width and the ideal value of LSB. A DNL error specification of less than LSB guarantees no missing codes and a monotonic transfer function. Aperture Jitter Aperture jitter (t AJ ) is the sample-to-sample variation in the time between the samples. Aperture Delay Aperture delay (tad) is the time between the rising edge of the sampling clock and the instant when an actual sample is taken. MAX9/MAX CLK RD HBEN D7 D CONTROL BYTE D7 D D9 D8 LOW BYTE HIGH BYTE CONTROL BYTE LOW BYTE D7 D D9 D8 HIGH BYTE STATE ACQUISITION CONVERSION ACQUISITION SAMPLING INSTANT Figure. Timing Diagram for Fastest Conversion 7
18 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 R* = 5Ω +3V V LOGIC = +3V/+5V GND V DD *OPTIONAL 4.7µF.µF GND MAX9 MAX92 SUPPLIES COM +3V/+5V DGND DIGITAL CIRCUITRY Figure. Power-Supply and Grounding Connections Signal-to-Noise Ratio For a waveform perfectly reconstructed from digital samples, signal-to-noise ratio (SNR) is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC s resolution (N bits): SNR = (6.2 x N +.76)dB In reality, there are other noise sources besides quantization noise, including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise, which includes all spectral components minus the fundamental, the first five harmonics, and the DC offset. Signal-to-Noise Plus Distortion Signal-to-noise plus distortion (SINAD) is the ratio of the fundamental input frequency s RMS amplitude to the RMS equivalent of all other ADC output signals. SINAD (db) = 2 x log (Signal RMS / Noise RMS ) Effective Number of Bits Effective number of bits (ENOB) indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC s error consists of quantization noise only. With an input range equal to the ADC s full-scale range, calculate the ENOB as follows: ENOB = (SINAD -.76) / 6.2 Total Harmonic Distortion Total harmonic distortion (THD) is the ratio of the RMS sum of the input signal s first five harmonics to the fundamental itself. This is expressed as: THD = V + V + V + V 2 log / V where V is the fundamental amplitude, and V 2 through V 5 are the amplitudes of the 2nd- through 5th-order harmonics. Spurious-Free Dynamic Range Spurious-free dynamic range (SFDR) is the ratio of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest distortion component. TRANSISTOR COUNT: 578 Chip Information 8
19 4ksps, +5V, 8-/4-Channel, -Bit ADCs µp CONTROL INPUTS CLK MAX9 CS V LOGIC V DD REF REFADJ RD HBEN INT CH7 D7 CH6 D6 CH5 D5 CH4 D4 CH3 D3 CH2 D2 CH D/D9 CH D/D8 COM GND.µF +2.7V TO +5.5V +5V +2.5V 4.7µF OUTPUT STATUS ANALOG INPUTS µp CONTROL INPUTS Typical Operating Circuits CLK CS RD HBEN D7 D6 D5 D4 D3 D2 D/D9 D/D8 MAX92 V LOGIC V DD REF REFADJ INT CH3 CH2 CH CH COM GND.µF +2.7V TO +5.5V +5V +2.5V 4.7µF OUTPUT STATUS ANALOG INPUTS MAX9/MAX92 GND GND µp DATA BUS µp DATA BUS Pin Configurations (continued) Ordering Information (continued) TOP VIEW HBEN D V LOGIC V DD PART TEMP RANGE PIN-PACKAGE MAX92ACEG MAX92BCEG INL (LSB) C to +7 C 24 QSOP ±.5 C to +7 C 24 QSOP ± D REF MAX92AEEG -4 C to +85 C 24 QSOP ±.5 D REFADJ MAX92BEEG -4 C to +85 C 24 QSOP ± D4 D3 5 6 MAX GND COM D CH D/D9 8 2 CH D/D8 9 2 CH2 INT 9 CH3 RD 8 CH4 2 7 CH5 CLK 3 6 CH6 CS 4 5 CH7 QSOP 9
20 4ksps, +5V, 8-/4-Channel, -Bit ADCs MAX9/MAX92 Package Information (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to QSOP.EPS Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. 2 Maxim Integrated Products, 2 San Gabriel Drive, Sunnyvale, CA Maxim Integrated Products Printed USA is a registered trademark of Maxim Integrated Products.
250ksps, +3V, 8-/4-Channel, 12-Bit ADCs with +2.5V Reference and Parallel Interface
9-279; Rev ; 4/3 25ksps, +3V, 8-/4-Channel, 2-Bit ADCs General Description The low-power, 2-bit analog-todigital converters (ADCs) feature a successive-approximation ADC, automatic power-down, fast wake-up
More information400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference
19-1687; Rev 2; 12/10 EVALUATION KIT AVAILABLE General Description The 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed,
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2755; Rev 1; 8/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2675; Rev 1; 1/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successive-approximation analog-to-digital converters (ADCs) feature automatic power-down, a factorytrimmed
More informationSingle-Supply, Low-Power, Serial 8-Bit ADCs
19-1822; Rev 1; 2/2 Single-Supply, Low-Power, Serial 8-Bit ADCs General Description The / low-power, 8-bit, analog-todigital converters (ADCs) feature an internal track/hold (T/H), voltage reference, monitor,
More informationTOP VIEW. Maxim Integrated Products 1
19-1857; Rev ; 11/ EVALUATION KIT AVAILABLE General Description The low-power, 8-bit, dual-channel, analog-to-digital converters (ADCs) feature an internal track/hold (T/H) voltage reference (/), clock,
More informationLow-Power, 14-Bit Analog-to-Digital Converters with Parallel Interface
19-2466; Rev 1; 6/9 General Description The 14-bit, low-power successive approximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed internal clock, and a high-speed,
More informationMulti-Range (±10V, ±5V, +10V, +5V), Single +5V, 12-Bit DAS with 8+4 Bus Interface
19-0381; Rev 2; 9/01 EVALUATION KIT MANUAL AVAILABLE Multi-Range (±10V, ±5V, +10V, +5V), General Description The multi-range, 12-bit data-acquisition system (DAS) requires only a single +5V supply for
More informationMAX11626 MAX11629/ MAX11632/MAX Bit, 300ksps ADCs with FIFO and Internal Reference
EVALUATION KIT AVAILABLE MAX11626 MAX11629/ General Description The MAX11626 MAX11629/ are serial 12-bit analog-to-digital converters (ADCs) with an internal reference. These devices feature on-chip FIFO,
More informationPART. MAX1103EUA C to + 85 C 8 µmax +4V. MAX1104EUA C to + 85 C 8 µmax V DD +Denotes a lead(pb)-free/rohs-compliant package.
19-1873; Rev 1; 1/11 8-Bit CODECs General Description The MAX112/MAX113/MAX114 CODECs provide both an 8-bit analog-to-digital converter () and an 8-bit digital-to-analog converter () with a 4-wire logic
More information10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
19-195; Rev 1; 1/4 1-Bit, Low-Power, Rail-to-Rail General Description The is a small footprint, low-power, 1-bit digital-to-analog converter (DAC) that operates from a single +.7V to +5.5V supply. The
More information+3V/+5V, Low-Power, 8-Bit Octal DACs with Rail-to-Rail Output Buffers
19-1844; Rev 1; 4/1 EVALUATION KIT AVAILABLE +3V/+5V, Low-Power, 8-Bit Octal DACs General Description The are +3V/+5V single-supply, digital serial-input, voltage-output, 8-bit octal digital-toanalog converters
More informationSCLK 4 CS 1. Maxim Integrated Products 1
19-172; Rev ; 4/ Dual, 8-Bit, Voltage-Output General Description The contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationMultirange, +5V, 12-Bit DAS with 2-Wire Serial Interface
EVALUATION KIT AVAILABLE / General Description The / are multirange, 12-bit data acquisition systems (DAS) that require only a single +5V supply for operation, yet accept signals at their analog inputs
More informationPART MAX1107EUB MAX1107CUB CONVST SCLK SHDN IN+ IN- REFOUT REFIN
9-432; Rev ; 3/99 Single-Supply, Low-Power, General Description The low-power, 8-bit, single-channel, analog-to-digital converters (ADCs) feature an internal track/hold (T/H), voltage reference, clock,
More informationMulti-Range (±4V, ±2V, +4V, +2V), +5V Supply, 12-Bit DAS with 8+4 Bus Interface
19-41; Rev ; 6/95 Multi-Range (±4V, ±2V, +4V, +2V), General Description The multi-range, 12-bit data-acquisition system (DAS) requires only a single +5V supply for operation, and converts analog signals
More informationANALOG INPUTS. Maxim Integrated Products 7-169
9-4782; Rev ; 3/99 EVALUATION KIT MANUAL FOLLOWS DATA SHEET Multirange, +5V, 8-Channel, Serial 2-Bit ADCs General Description The MAX27/MAX27 are multirange, 2-bit dataacquisition systems (DAS) that require
More information+2.7V, Low-Power, 2-Channel, 108ksps, Serial 10-Bit ADCs in 8-Pin µmax
9-388; Rev ; /98 +2.7V, Low-Power, 2-Channel, General Description The low-power, -bit analog-to-digital converters (ADCs) are available in 8-pin µmax and DIP packages. Both devices operate with a single
More information3V/5V, 12-Bit, Serial Voltage-Output Dual DACs with Internal Reference
19-2332; Rev 2; 9/8 3V/5V, 12-Bit, Serial Voltage-Output Dual DACs General Description The low-power, dual 12-bit voltageoutput digital-to-analog converters (DACs) feature an internal 1ppm/ C precision
More information12-Bit, Low-Power, Dual, Voltage-Output DAC with Serial Interface
19-2124; Rev 2; 7/3 12-Bit, Low-Power, Dual, Voltage-Output General Description The dual,12-bit, low-power, buffered voltageoutput, digital-to-analog converter (DAC) is packaged in a space-saving 8-pin
More informationLow-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface
9-232; Rev 0; 8/0 Low-Power, Low-Glitch, Octal 2-Bit Voltage- Output s with Serial Interface General Description The are 2-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (s)
More informationDual, Audio, Log Taper Digital Potentiometers
19-2049; Rev 3; 1/05 Dual, Audio, Log Taper Digital Potentiometers General Description The dual, logarithmic taper digital potentiometers, with 32-tap points each, replace mechanical potentiometers in
More informationDual, 12-Bit, 1.25Msps Simultaneous-Sampling ADCs with Serial Interface
19-4126; Rev 1; 2/9 General Description The feature two simultaneous-sampling, low-power, 12-bit ADCs with serial interface and internal voltage reference. Fast sampling rate, low power dissipation, and
More informationLow-Jitter, 8kHz Reference Clock Synthesizer Outputs MHz
19-3530; Rev 0; 1/05 Low-Jitter, 8kHz Reference General Description The low-cost, high-performance clock synthesizer with an 8kHz input reference clock provides six buffered LVTTL clock outputs at 35.328MHz.
More informationLow-Cost, Voltage-Output, 16-Bit DACs with Internal Reference in µmax
19-2655; Rev 2; 1/4 Low-Cost, Voltage-Output, 16-Bit DACs with General Description The serial input, voltage-output, 16-bit digital-to-analog converters (DACs) provide monotonic 16-bit output over temperature
More information+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply
More information8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges
19-3157; Rev 4; 10/08 8-/4-/2-Channel, 14-Bit, Simultaneous-Sampling ADCs General Description The MAX1316 MAX1318/MAX1320 MAX1322/MAX1324 MAX1326 14-bit, analog-to-digital converters (ADCs) offer two,
More informationTiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC
EVALUATION KIT AVAILABLE MAX1118 General Description The MAX1118 is a tiny (2.1mm x 1.6mm), 12-bit, compact, high-speed, low-power, successive approximation analog-to-digital converter (ADC). This high-performance
More informationMAX1027/MAX1029/MAX1031
19-2854; Rev 5; 8/11 EVALUATION KIT AVAILABLE 10-Bit 300ksps ADCs with FIFO, General Description The are serial 10-bit analog-to-digital converters (ADCs) with an internal reference and an internal temperature
More information150ksps, 10-Bit, 2-Channel Single-Ended, and 1-Channel True-Differential ADCs in SOT23 and TDFN. 1.5µA at 1ksps PART SCLK CNVST
19-236; Rev 3; 8/1 EVALUATION KIT AVAILABLE 15ksps, 1-Bit, 2-Channel Single-Ended, and General Description The are low-cost, micropower, serial output 1-bit analog-to-digital converters (ADCs) available
More information256-Tap SOT-PoT, Low-Drift Digital Potentiometers in SOT23
19-1848; Rev ; 1/ 256-Tap SOT-PoT, General Description The MAX54/MAX541 digital potentiometers offer 256-tap SOT-PoT digitally controlled variable resistors in tiny 8-pin SOT23 packages. Each device functions
More informationPART MAX1240BCPA CS SCLK SHDN AIN REF. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.
19-1155; Rev 2; 11/98 EALUATION KIT AAILABLE +2.7, Low-Power, General Description The are low-power, 12-bit analogto-digital converters (ADCs) available in 8-pin packages. The operates with a single +2.7
More informationANALOG INPUTS. Maxim Integrated Products 1
19-4782; Rev 2; 9/04 EVALUATION KIT AVAILABLE Multirange, +5V, 8-Channel, General Description The are multirange, 12-bit dataacquisition systems (DAS) that require only a single +5V supply for operation,
More information150ksps, 12-Bit, 2-Channel Single-Ended, and 1-Channel True-Differential ADCs
19-2231; Rev 3; 8/1 EVALUATION KIT AVAILABLE 15ksps, 12-Bit, 2-Channel Single-Ended, and General Description The are low-cost, micropower, serial output 12-bit analog-to-digital converters (ADCs) available
More informationREFH2 REFH3 REFH0 OUT0 CLK OUT2 OUT3 DIN DOUT REFL3 GND REFL1. Maxim Integrated Products 1
19-1925; Rev 1; 6/1 Nonvolatile, Quad, 8-Bit DACs General Description The MAX515/MAX516 nonvolatile, quad, 8-bit digitalto-analog converters (DACs) operate from a single +2.7V to +5.5V supply. An internal
More information5V, 8-Channel, Serial, 12-Bit ADCs with 3V Digital Interface
EVALUATION KIT AVAILABLE MAX122/MAX123 General Description The MAX122/MAX123 are 12-bit data-acquisition systems specifically designed for use in applications with mixed +5V (analog) and +3V (digital)
More informationLow-Power, 12-Bit, Rail to Rail Voltage-Output Serial DAC in SOT23
General Description The MAX5712 is a small footprint, low-power, 12-bit digitalto-analog converter (DAC) that operates from a single +2.7V to +5.5V supply. The MAX5712 on-chip precision output amplifier
More informationMAX1242/MAX V to +5.25V, Low-Power, 10-Bit Serial ADCs in SO-8
/ General Description The / are low-power, 1-bit analogto-digital converters (ADCs) available in 8-pin packages. They operate with a single +2.7V to +5.25V supply and feature a 7.5µs successive-approximation
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationStand-Alone, 10-Channel, 10-Bit System Monitors with Internal Temperature Sensor and VDD Monitor
19-2839; Rev 1; 6/10 Stand-Alone, 10-Channel, 10-Bit System Monitors General Description The are stand-alone, 10-channel (8 external, 2 internal) 10-bit system monitor ADCs with internal reference. A programmable
More informationMulti-Range (±10V, ±5V, +10V, +5V), Single +5V, 12-Bit DAS with 8+4 Bus Interface
19-0381; Rev 2; 9/01 EVALUATION KIT MANUAL AVAILABLE Multi-Range (±10V, ±5V, +10V, +5V), General Description The multi-range, 12-bit data-acquisition system (DAS) requires only a single +5V supply for
More information1.8Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs MAX1072/MAX1075. Features
19-3153; Rev 1; 4/9 1.8Msps, Single-Supply, Low-Power, True-Differential, 1-Bit ADCs General Description The MAX172/MAX175 low-power, high-speed, serialoutput, 1-bit, analog-to-digital converters (ADCs)
More informationMicropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197
General Description The is a variable-gain precision instrumentation amplifier that combines Rail-to-Rail single-supply operation, outstanding precision specifications, and a high gain bandwidth. This
More informationEVALUATION KIT AVAILABLE 10-Bit, Dual, Nonvolatile, Linear-Taper Digital Potentiometers TOP VIEW
19-3562; Rev 2; 1/6 EVALUATION KIT AVAILABLE 1-Bit, Dual, Nonvolatile, Linear-Taper General Description The 1-bit (124-tap), dual, nonvolatile, linear-taper, programmable voltage-dividers and variable
More informationCold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to +128 C)
19-2241; Rev 1; 8/02 Cold-Junction-Compensated K-Thermocoupleto-Digital General Description The cold-junction-compensation thermocouple-to-digital converter performs cold-junction compensation and digitizes
More informationPART MPEG DECODER 10-BIT DAC 10-BIT DAC 10-BIT DAC. Maxim Integrated Products 1
19-3779; Rev 4; 1/7 EVALUATION KIT AVAILABLE Triple-Channel HDTV Filters General Description The are fully integrated solutions for filtering and buffering HDTV signals. The MAX95 operates from a single
More information2.7 V to 5.5 V, 400 ksps 8-/10-Bit Sampling ADC AD7813
a FEATURES 8-/10-Bit ADC with 2.3 s Conversion Time On-Chip Track and Hold Operating Supply Range: 2.7 V to 5.5 V Specifications at 2.7 V 3.6 V and 5 V 10% 8-Bit Parallel Interface 8-Bit + 2-Bit Read Power
More informationLow-Voltage, 1.8kHz PWM Output Temperature Sensors
19-266; Rev 1; 1/3 Low-Voltage, 1.8kHz PWM Output Temperature General Description The are high-accuracy, low-power temperature sensors with a single-wire output. The convert the ambient temperature into
More information16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490-EP
Enhanced Product FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 4.75 V to 5.25 V Low power at maximum throughput rates 12.5 mw maximum at 1 MSPS with 5 V supplies 16 (single-ended) inputs with
More informationSCLK SHDN AIN REF. SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp. Maxim Integrated Products 1
19-1155; Rev 5; 8/1 EALUATION KIT AAILABLE +2.7, Low-Power, General Description The / low-power, 12-bit analog-todigital converters (ADCs) are available in 8-pin packages. The operates with a single +2.7
More information14-Bit ADC, 200ksps, +5V Single-Supply with Reference
19-2037; Rev 0; 5/01 14-Bit ADC, 200ksps, +5V Single-Supply General Description The are 200ksps, 14-bit ADCs. These serially interfaced ADCs connect directly to SPI, QSPI, and MICROWIRE devices without
More information+2.7V, Low-Power, 2-Channel, 108ksps, Serial 12-Bit ADCs in 8-Pin µmax
19-1387; Rev 2; 1/5 +2.7V, Low-Power, 2-Channel, 18ksps, General Description The low-power, 12-bit analog-todigital converters (ADCs) are available in 8-pin µmax and DIP packages. Both devices operate
More informationAD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data
FEATURES Ultra Low Power 90mW @ 0MSPS; 135mW @ 40MSPS; 190mW @ 65MSPS SNR = 66.5 dbc (to Nyquist); SFDR = 8 dbc @.4MHz Analog Input ENOB = 10.5 bits DNL=± 0.5 LSB Differential Input with 500MHz Full Power
More informationMAX1304 MAX1306 MAX1308 MAX1310 MAX1312 MAX /4-/2-Channel, 12-Bit, Simultaneous- Sampling ADCs with ±10V, ±5V, and 0 to +5V Analog Input Ranges
EVALUATION KIT AVAILABLE MAX1304 MAX1306 General Description The MAX1304 MAX1306//MAX1312 MAX1314 12-bit, analog-to-digital converters (ADCs) offer eight, four, or two independent input channels. Independent
More informationADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23
ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 General Description The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital
More information2.7 V to 5.5 V, 350 ksps, 10-Bit 4-/8-Channel Sampling ADCs AD7811/AD7812
a FEATURES 10-Bit ADC with 2.3 s Conversion Time The AD7811 has Four Single-Ended Inputs that Can Be Configured as Three Pseudo Differential Inputs with Respect to a Common, or as Two Independent Pseudo
More informationLow-Power, Low-Drift, +2.5V/+5V/+10V Precision Voltage References
19-38; Rev 3; 6/7 Low-Power, Low-Drift, +2.5V/+5V/+1V General Description The precision 2.5V, 5V, and 1V references offer excellent accuracy and very low power consumption. Extremely low temperature drift
More informationPART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK
19-4788; Rev 1; 6/99 8th-Order, Lowpass, Bessel, General Description The / 8th-order, lowpass, Bessel, switched-capacitor filters (SCFs) operate from a single +5 () or +3 () supply. These devices draw
More informationPART MAX5304EUA TOP VIEW OUT 8 CONTROL INPUT REGISTER. Maxim Integrated Products 1
19-1562; Rev ; 1/99 1-Bit Voltage-Output General Description The combines a low-power, voltage-output, 1-bit digital-to-analog converter () and a precision output amplifier in an 8-pin µmax package. It
More informationDual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output DAC
19-3538; Rev ; 2/5 Dual, 8-Bit, Low-Power, 2-Wire, Serial Voltage-Output General Description The is a dual, 8-bit voltage-output, digital-toanalog converter () with an I 2 C*-compatible, 2-wire interface
More informationPrecision, Low-Power, 6-Pin SOT23 Temperature Sensors and Voltage References
19-2457; Rev 2; 11/03 Precision, Low-Power, 6-Pin SOT23 General Description The are precise, low-power analog temperature sensors combined with a precision voltage reference. They are ideal for applications
More informationPrecision, Micropower, Low-Dropout Voltage References MAX6190 MAX6195/MAX6198
19-108; Rev 3; /10 Precision, Micropower, General Description The precision, micropower, low-dropout voltage references offer high initial accuracy and very low temperature coefficient through a proprietary
More informationDual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers
19-3478; Rev 4; 4/1 EVALUATION KIT AVAILABLE Dual, 256-Tap, Nonvolatile, SPI-Interface, General Description The dual, linear-taper, digital potentiometers function as mechanical potentiometers with a simple
More informationPART MAX5166NECM MAX5166MCCM MAX5166LECM MAX5166MECM OUT31 MAX5166 TQFP. Maxim Integrated Products 1
9-456; Rev ; 8/99 32-Channel Sample/Hold Amplifier General Description The MAX566 contains four -to-8 multiplexers and 32 sample/hold amplifiers. The sample/hold amplifiers are organized into four octal
More informationEVALUATION KIT MANUAL FOLLOWS DATA SHEET +5V, Low-Power, 12-Bit Serial ADCs TOP VIEW 6 DOUT 8 SCLK 7 CS CONTROL AND TIMING 3 SHDN
9-09; Rev 0; 0/9 EVALUATION KIT MANUAL FOLLOWS DATA SHEET, Low-Power, 2-Bit Serial ADCs General Description The serial 2-bit analog-to-digital converters (ADCs) operate from a single supply and accept
More information10-Bit, 80Msps, Single 3.0V, Low-Power ADC with Internal Reference
19-54; Rev 3; 9/4 EALUATION KIT AAILABLE 1-Bit, 8Msps, Single 3., Low-Power General Description The 3, 1-bit analog-to-digital converter (ADC) features a fully differential input, a pipelined 1- stage
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationSigma-Delta ADCs. Benefits and Features. General Description. Applications. Functional Diagram
EVALUATION KIT AVAILABLE MAX1415/MAX1416 General Description The MAX1415/MAX1416 low-power, 2-channel, serialoutput analog-to-digital converters (ADCs) use a sigmadelta modulator with a digital filter
More informationCLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1
19-2575; Rev 0; 10/02 One-to-Four LVCMOS-to-LVPECL General Description The low-skew, low-jitter, clock and data driver distributes one of two single-ended LVCMOS inputs to four differential LVPECL outputs.
More informationDual 256-Tap, Volatile, Low-Voltage Linear Taper Digital Potentiometers
EVALUATION KIT AVAILABLE MAX5391/MAX5393 General Description The MAX5391/MAX5393 dual 256-tap, volatile, lowvoltage linear taper digital potentiometers offer three end-to-end resistance values of 1kΩ,
More information2.5V Video Amplifier with Reconstruction Filter
19-3674; Rev ; 5/5 2.5V Video Amplifier with Reconstruction Filter General Description The small, low-power video amplifier with integrated reconstruction filter operates from a supply voltage as low as
More information5V, 8-Channel, Serial, 12-Bit ADCs with 3V Digital Interface MAX1202/MAX1203. Features. General Description. Ordering Information.
9-73; Rev 2; 5/98 EALUATION KIT AAILABLE 5, 8-Channel, Serial, 2-Bit ADCs General Description The are 2-bit data-acquisition systems specifically designed for use in applications with mixed +5 (analog)
More informationADC Bit 65 MSPS 3V A/D Converter
10-Bit 65 MSPS 3V A/D Converter General Description The is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 10-bit digital words at 65 Megasamples per second
More informationFour-Channel, Standard-Definition Video Filters MAX11504/MAX11505
9-57; Rev ; /7 EVALUATION KIT AVAILABLE Four-Channel, Standard-Definition General Description The integrated filters offer four channels of 5th order filters for standard-definition video and include output
More informationLow-Charge Injection, 16-Channel, High-Voltage Analog Switches MAX14800 MAX14803
19-4484; Rev 1; 9/09 Low-Charge Injection, 16-Channel, General Description The provide high-voltage switching on 16 channels for ultrasonic imaging and printer applications. The devices utilize HVCMOS
More informationTOP VIEW. Maxim Integrated Products 1
19-34; Rev ; 1/ 1-Bit Low-Power, -Wire, Serial General Description The is a single, 1-bit voltage-output, digital-toanalog converter () with an I C -compatible -wire interface that operates at clock rates
More informationPrecision, Micropower, Low-Dropout, SC70 Series Voltage Reference
19-2428; Rev ; 4/2 Precision, Micropower, Low-Dropout, SC7 General Description The family of precision, low-dropout, micropower voltage references are available in the miniature 3-pin SC7 surface-mount
More information16-Bit ADC, 200ksps, 5V Single-Supply with Reference
19-2083; Rev 0; 8/01 EVALUATION KIT AVAILABLE 16-Bit ADC, 200ksps, 5V Single-Supply General Description The are 200ksps, 16-bit ADCs. These serially interfaced ADCs connect directly to SPI, QSPI, and MICROWIRE
More informationADC78H90 8-Channel, 500 ksps, 12-Bit A/D Converter
8-Channel, 500 ksps, 12-Bit A/D Converter General Description The ADC78H90 is a low-power, eight-channel CMOS 12-bit analog-to-digital converter with a conversion throughput of 500 ksps. The converter
More information4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924
Data Sheet 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP FEATURES Fast throughput rate: 1 MSPS Specified for AVDD of 2.7 V to 5.25 V Low power: 6 mw maximum at 1 MSPS with 3 V supplies
More informationPART. MAX7421CUA 0 C to +70 C 8 µmax INPUT CLOCK
19-181; Rev ; 11/ 5th-Order, Lowpass, General Description The MAX718 MAX75 5th-order, low-pass, switchedcapacitor filters (SCFs) operate from a single +5 (MAX718 MAX71) or +3 (MAX7 MAX75) supply. These
More information8- and 4-Channel, ±3 x V REF Multirange Inputs, Serial 16-Bit ADCs
EVALUATION KIT AVAILABLE MAX13/MAX131 General Description The MAX13/MAX131 multirange, low-power, 16-bit, successive-approximation, analog-to-digital converters (ADCs) operate from a single +5V supply
More informationDual, 256-Tap, Nonvolatile, SPI-Interface, Linear-Taper Digital Potentiometers MAX5487/MAX5488/ MAX5489. Benefits and Features
EVALUATION KIT AVAILABLE MAX5487/MAX5488/ General Description The MAX5487/MAX5488/ dual, linear-taper, digital potentiometers function as mechanical potentiometers with a simple 3-wire SPI -compatible
More information12-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER
2-Bit, 4-Channel Serial Output Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES SINGLE SUPPLY: 2.7V to 5V 4-CHANNEL SINGLE-ENDED OR 2-CHANNEL DIFFERENTIAL INPUT UP TO 200kHz CONVERSION RATE ± LSB MAX INL
More informationOUTPUT UP TO 300mA C2 TOP VIEW FAULT- DETECT OUTPUT. Maxim Integrated Products 1
19-1422; Rev 2; 1/1 Low-Dropout, 3mA General Description The MAX886 low-noise, low-dropout linear regulator operates from a 2.5 to 6.5 input and is guaranteed to deliver 3mA. Typical output noise for this
More informationRail-to-Rail, 200kHz Op Amp with Shutdown in a Tiny, 6-Bump WLP
19-579; Rev ; 12/1 EVALUATION KIT AVAILABLE Rail-to-Rail, 2kHz Op Amp General Description The op amp features a maximized ratio of gain bandwidth (GBW) to supply current and is ideal for battery-powered
More informationPART MAX5541ESA REF CS DIN SCLK. Maxim Integrated Products 1
9-572; Rev 2; 6/2 Low-Cost, +5, Serial-Input, General Description The serial-input, voltage-output, 6-bit monotonic digital-to-analog converter (DAC) operates from a single +5 supply. The DAC output is
More informationThree-Channel, Standard-Definition Video Filters MAX11501/MAX11502
19-32; Rev 1; 4/8 EVALUATION KIT AVAILABLE Three-Channel, General Description The / integrated filters offer three channels of 5th-order filters for standard-definition video and include output buffers
More information500mA Low-Dropout Linear Regulator in UCSP
19-272; Rev ; 1/2 5mA Low-Dropout Linear Regulator in UCSP General Description The low-dropout linear regulator operates from a 2.5V to 5.5V supply and delivers a guaranteed 5mA load current with low 12mV
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationTOP VIEW. HD Recorders TSSOP
9-446; Rev ; /8 EVALUATION KIT AVAILABLE Low-Cost, -Channel, HD/PS/SD/BP General Description The / integrated -channel video filters for high-definition (HD), progressive-scan (PS), standard-definition
More informationOSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1
9-3697; Rev 0; 4/05 3-Pin Silicon Oscillator General Description The is a silicon oscillator intended as a low-cost improvement to ceramic resonators, crystals, and crystal oscillator modules as the clock
More informationTOP VIEW. Maxim Integrated Products 1
19-3474; Rev 2; 8/07 Silicon Oscillator with Low-Power General Description The dual-speed silicon oscillator with reset is a replacement for ceramic resonators, crystals, crystal oscillator modules, and
More information10-Bit, Low-Power, 2-Wire Interface, Serial, Voltage-Output DAC
19-227; Rev 1; 11/4 1-Bit, Low-Power, 2-Wire Interface, Serial, General Description The is a single, 1-bit voltage-output digital-toanalog converter () with an I 2 C -compatible 2-wire interface that operates
More information4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924
a 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924 FEATURES Fast Throughput Rate: 1 MSPS Specified for V DD of 2.7 V to 5.25 V Low Power: 6 mw max at 1 MSPS with
More information1.5V to 3.6V, 357ksps, 1-Channel True-Differential/ 2-Channel Single-Ended, 10-Bit, SAR ADCs
19-379; Rev 3; 1/9 1.5V to 3.6V, 357ksps, 1-Channel True-Differential/ General Description The micropower, serial-output, 1-bit, analog-to-digital converters (ADCs) operate with a single power supply from
More information9-Bit, 30 MSPS ADC AD9049 REV. 0. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 00 mw On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or V Logic I/O Wide Dynamic Performance APPLICATIONS Digital Communications Professional Video Medical
More informationPART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER
9-47; Rev ; 9/9 EVALUATION KIT AVAILABLE General Description The / differential line receivers offer unparalleled high-speed performance. Utilizing a threeop-amp instrumentation amplifier architecture,
More informationUltra-Low-Power, 12-Bit, Voltage-Output DACs MAX5530/MAX5531
19-363; Rev ; 1/4 General Description The are single, 12-bit, ultra-lowpower, voltage-output, digital-to-analog converters (s) offering Rail-to-Rail buffered voltage outputs. The s operate from a 1.8V
More information