Residential Ethernet (access control considerations)
|
|
- Beatrice Bridges
- 5 years ago
- Views:
Transcription
1 Residential Ethernet (access control considerations) Alexei Beliaev George Claseman Thomas Dineen David V James Michael Johas Teener Gibson Micrel Dineen Consulting JGG Plumblinks 1
2 Vocabulary possibilities conversation talker listeners 2
3 Categories of work Device discovery (out of scope) Identify/control talkers and their available plugs Admission control (802.1 oriented) Establish conversation between talker and listener(s) Reject unless: linkbandwidth < linkcapacity Clock synchronization Synchronous reception, forwarding, and presentation Transmission gating Talkers and 100Mb bridge ports must be gated Formats Frame formats and content (channel number, time stamps) Time aware service interfaces 3
4 Admission control (some possibilities) 4
5 First access request conversation talker listeners 5
6 First access response conversation talker listeners 6
7 Second access request conversation talker listeners 7
8 Second access response conversation talker listeners 8
9 Established conversations conversation talker listeners 9
10 Delay-matching listener FIFOs talker fifo fifo 10
11 Heartbeat timeouts GARP defines timeout features Tolerates single-frame losses Multiple frame losses are not within its scope Timeouts use to: Release of flooded (very rare) speculative resources Removal of one or more listeners Removal of the talker Etc. More flexible than traffic monitors Monitors place restriction on synchronous flows Support of prioritized asynchronous may be desired 11
12 Isochronous addressing? Frame destinationaddress sourceaddress type/length sourceaddress plugid plugid static assignments vs dynamic otherinfo FCS 12
13 Are bridge changes necessary? End-station throttling (assuming highest priority) With 1Gb/s switches, this may be sufficient Source device spreads transmissions evenly Bunching may be tolerable within the home (needs study) Must ensure that nothing else uses the highest priority But, some access control changes needed anyway Bridges are naturally encountered along the path Central topology database is thus unnecessary 13
14 Summary We need a GARP-like lower level protocol Restrict N-to-N multicast, for 1-to-N traffic Simultaneous bandwidth allocation required Should track/influence in-progress revision (MRP/p802.1ak) The IP admission control alternative Out of scope Layering violations (non-ip synchronous traffic?) Not generally supported by residential bridges Multiple components (and synchronized use) required: A multicast address server? IGMP/snooping for multicast setup? RSVP/snooping for bandwidth negotiation? 14
15 Backup slides (from previous presentations) 15
16 Synchronized time-of of-day clocks (a Residential Ethernet SG presentation) 16
17 Synchronized time-of of-day clocks What? 17
18 House reference clock e e Ethernet Ethernet Room #1 Room #2 18
19 Cascaded TOD synchronization Physical topology constraints bridge[1] bridge[0] Legend: clock master clock slave bridge[2] 19
20 Cascaded TOD synchronization Wall-clock distribution model bridge[1] bridge[0] bridge[2] 20
21 Cascaded TOD synchronization Cascaded adjacent-synchronization hierarchy bridge[1] bridge[0] bridge[2] 21
22 Time-of of-day format options seconds fractions >150 years <250 ps OR seconds nanoseconds OR ticks OR ( ) 16 ns 22
23 Time-of of-day rate adjustments rate carry56 add6 add26 seconds fractions rate delayed carry 23
24 Time-of of-day precedence sp systemid stationid (MAC-48) pp portnumb smaller STP precedence (IEEE Std 802.3D-1998) preferred stationid (byte swapped EUI-64) larger 1394 precedence 24
25 Synchronized time-of of-day clocks Why? 25
26 Bursting causes jitter rx0 1 khz rx1 1 khz rx2 1 khz rx3 8 khz tx4 delay time 26
27 Bunching causes jitter rx0 time rx1 rx2 rx3 time time time tx4 delay time 27
28 Bridge re-clocking contains jitter bridge (etc.) cycle-stamp receive isochronous asynchronous cyclecount gate high low transmit 28
29 Synchronized reception/presentation clocka clockb clockc No long-term drift: clocka, clockb, clockc Clock jitter: sub nanosecond (after PLL) 29
30 Synchronized time-of of-day clocks How? 30
31 Adjacent-station synchronization Timing snapshots Station A local offset add (t1) Station B local offset (t3) add global (t4) (t2) global 31
32 Adjacent-station synchronization Snapshot value distribution Station A local offset add (t1) global (t4) (t1, t4-t2) (t2, t3-t1) local offset (t3) add (t2) Station B global 32
33 Adjacent-station synchronization Offset value adjustments Station A local offset add (t1) global (t4) (t1, t4-t2) (t2, t3-t1) local offset (t3) add (t2) Station B global clockdelta = ((t3 t1) (t4 t2))/ 2; cabledelay = ((t3 t1) + (t4 t2)) / 2; offsetb = offseta clockdelta; 33
34 Adjacent station synchronization local Station A offset clocksync Station B local offset add global 8 khz 125µs add global 34
35 In summary Time-of-day synchronization (house clock) Global synchronization is required Implemented as cascaded adjacent synchronizations Time synchronization formats Binary time is accurate with simple add/subtract Clock-master voting: 48+ or 64+ selection priorities Time-of-day applications Synchronous reception and presentation, within applications Synchronous re-clocking within bridges Time-of-day distribution Pipelined sampling for highest accuracies Cable delays can be derived, based on the same information 35
36 Synchronized time-of of-day clocks Questions? 36
GFT1012 2/4 Channel Precise Slave Generator
Features Two Independent Delay Channels (Four channels available as an option) 1 ps Time Resolution < 5 ps RMS Jitter (Slave-to-Slave) < 6 ps / C Drift (Slave-to-slave) 1 Second Range Output Pulse Up to
More informationDelay Variation Simulation Results for Transport of Time-Sensitive Traffic over Conventional Ethernet
Delay Variation Simulation Results for Transport of Time-Sensitive Traffic over Conventional Ethernet Geoffrey M. Garner gmgarner@comcast.net Felix Feng Feng.fei@samsung.com SAMSUNG Electronics IEEE 2.3
More informationGFT1504 4/8/10 channel Delay Generator
Features 4 independent Delay Channels (10 in option) 100 ps resolution (1ps in option) 25 ps RMS jitter (channel to channel) 10 second range Channel Output pulse 6 V/50 Ω, 3 ns rise time Independent control
More informationSingle-wire Signal Aggregation Reference Design
FPGA-RD-02039 Version 1.1 September 2018 Contents Acronyms in This Document... 4 1. Introduction... 5 1.1. Features List... 5 1.2. Block Diagram... 5 2. Parameters and Port List... 7 2.1. Compiler Directives...
More informationSingle Chip Low Cost / Low Power RF Transceiver
Single Chip Low Cost / Low Power RF Transceiver Model : Sub. 1GHz RF Module Part No : Version : V2.1 Date : 2013.11.2 Function Description The is a low-cost sub-1 GHz transceiver designed for very low-power
More informationOptimal Clock Synchronization in Networks. Christoph Lenzen Philipp Sommer Roger Wattenhofer
Optimal Clock Synchronization in Networks Christoph Lenzen Philipp Sommer Roger Wattenhofer Time in Sensor Networks Synchronized clocks are essential for many applications: Sensing TDMA Localization Duty-
More informationNon-Packet Time-of-Day Distribution
Non-Packet Time-of-Day Distribution Presented to: WSTS 2011 Session 2 Telcordia Contact: Tom Bowmaster Principal Analyst Advanced Technology Solutions tbowmast@telcordia.com +1 732.699.5489 May 10, 2011
More informationUTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER
UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER Dr. Cheng Lu, Chief Communications System Engineer John Roach, Vice President, Network Products Division Dr. George Sasvari,
More informationCDR in Mercury Devices
CDR in Mercury Devices February 2001, ver. 1.0 Application Note 130 Introduction Preliminary Information High-speed serial data transmission allows designers to transmit highbandwidth data using differential,
More informationDigital Data Communication Techniques
Digital Data Communication Techniques Raj Jain Washington University Saint Louis, MO 63131 Jain@cse.wustl.edu These slides are available on-line at: http://www.cse.wustl.edu/~jain/cse473-05/ 6-1 Overview
More informationGFT Channel Digital Delay Generator
Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Four triggers Three are repetitive from three
More informationCommsonic. Universal QAM/PSK Modulator CMS0004. Contact information. Continuous or burst-mode operation.
Universal QAM/PSK Modulator CMS0004 Continuous or burst-mode operation. Symbol mapping for QAM orders from 2 (BPSK) to 256 (256-QAM) including support for cross, circular (MPSK) and offset (staggered)
More informationCourse Introduction Purpose: Objectives: Content Learning Time
Course Introduction Purpose: The purpose of this course is to give you a brief overview of Freescale s S8 Controller Area Network (mscan) module, including an example for computing the mscan bit time parameters.
More informationOPEN BASE STATION ARCHITECTURE INITIATIVE
OPEN BASE STATION ARCHITECTURE INITIATIVE Clock and Control Module (CCM) Specification Version.0 Issue.0 () 0 0 0 0 Preface OBSAI Specification documents are developed within the Technical Working Groups
More informationMRI & NMR spectrometer
AMOS MRI & NMR spectrometer The AMOS Spectrometer is a highly modular and flexible unit that provides the ability to customize synchronized configurations for preclinical and clinical MR applications.
More information3 Definitions, symbols, abbreviations, and conventions
T10/02-358r2 1 Scope 2 Normative references 3 Definitions, symbols, abbreviations, and conventions 4 General 4.1 General overview 4.2 Cables, connectors, signals, transceivers 4.3 Physical architecture
More informationDOCSIS 1.0 Micro CMTS
DOCSIS 1.0 Micro CMTS Our Micro CMTS Provides a number of interface types, some of which are necessary to implement the basic functionality of a DOCSIS HFC network and others which are necessary for management
More informationThe data rates of today s highspeed
HIGH PERFORMANCE Measure specific parameters of an IEEE 1394 interface with Time Domain Reflectometry. Michael J. Resso, Hewlett-Packard and Michael Lee, Zayante Evaluating Signal Integrity of IEEE 1394
More informationAUTOMOTIVE ETHERNET CONSORTIUM
AUTOMOTIVE ETHERNET CONSORTIUM Clause 96 100BASE-T1 Physical Medium Attachment Test Suite Version 1.0 Technical Document Last Updated: March 9, 2016 Automotive Ethernet Consortium 21 Madbury Rd, Suite
More informationSPREAD SPECTRUM CHANNEL MEASUREMENT INSTRUMENT
SPACE SPREAD SPECTRUM CHANNEL MEASUREMENT INSTRUMENT Satellite communications, earth observation, navigation and positioning and control stations indracompany.com SSCMI SPREAD SPECTRUM CHANNEL MEASUREMENT
More informationChapter 4 Digital Transmission 4.1
Chapter 4 Digital Transmission 4.1 Copyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. 4-2 ANALOG-TO-DIGITAL CONVERSION We have seen in Chapter 3 that a digital signal
More informationApplication Note 5044
HBCU-5710R 1000BASE-T Small Form Pluggable Low Voltage (3.3V) Electrical Transceiver over Category 5 Unshielded Twisted Pair Cable Characterization Report Application Note 5044 Summary The Physical Medium
More informationUltra-Low Duty Cycle MAC with Scheduled Channel Polling
Ultra-Low Duty Cycle MAC with Scheduled Channel Polling Wei Ye and John Heidemann CS577 Brett Levasseur 12/3/2013 Outline Introduction Scheduled Channel Polling (SCP-MAC) Energy Performance Analysis Implementation
More informationSource: CERN, ÖAW
23.06.2010 Source: CERN, www.directindustry.de, ÖAW Real Time for Real-Time Networks Georg Gaderer Fachbereichskolloquium Hochschule Ostwestfalen-Lippe, Centrum Industrial IT Course of Talk Introduction
More informationTiming Issues in FPGA Synchronous Circuit Design
ECE 428 Programmable ASIC Design Timing Issues in FPGA Synchronous Circuit Design Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 1-1 FPGA Design Flow Schematic capture HDL
More informationFundamentals of Precision Time Protocol. Rudy Klecka Cisco Systems. October 14, 2015
Fundamentals of Precision Time Protocol Rudy Klecka Cisco Systems October 14, 2015 Abstract This session will provide a general background on IEEE 1588 Precision Time Protocol (PTP), how it works, some
More informationStudy on the next generation ITS radio communication in Japan
Study on the next generation ITS radio communication in Japan DSRC International Task Force, Japan Contents 1. 5.8GHz DSRC in Japan (ARIB STD-T75) 2. Requirements for the next generation ITS radio communication
More informationCoexistence of 1 Gb/s (symmetric), 10 Gb/s (symmetric) and 10/1 Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs)
Last modified: April 0 Amendment to IEEE Std 0.-0 Annex A (informative) Coexistence of Gb/s (symmetric), Gb/s (symmetric) and / Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs) A. Overview This
More informationDigital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet
Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch
More informationUsing Signaling Rate and Transfer Rate
Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and
More informationGlobal State and Gossip
Global State and Gossip CS 240: Computing Systems and Concurrency Lecture 6 Marco Canini Credits: Indranil Gupta developed much of the original material. Today 1. Global snapshot of a distributed system
More informationHD Radio FM Transmission System Specifications
HD Radio FM Transmission System Specifications Rev. D February 18, 2005 Doc. No. SY_SSS_1026s TRADEMARKS The ibiquity Digital logo and ibiquity Digital are registered trademarks of ibiquity Digital Corporation.
More informationLower Layers PART1: IEEE and the ZOLERTIA Z1 Radio
Slide 1 Lower Layers PART1: IEEE 802.15.4 and the ZOLERTIA Z1 Radio Jacques Tiberghien Kris Steenhaut Remark: all numerical data refer to the parameters defined in IEEE802.15.4 for 32.5 Kbytes/s transmission
More informationDS1807 Addressable Dual Audio Taper Potentiometer
Addressable Dual Audio Taper Potentiometer www.dalsemi.com FEATURES Operates from 3V or 5V Power Supplies Ultra-low power consumption Two digitally controlled, 65-position potentiometers Logarithmic resistor
More informationsatech SynchroStar GPS 200 Series
satech SynchroStar GPS 200 Series KEY BENEFITS Designed with high quality oscillator OCXO the device is characterized by superior frequency stability and improved holdover performance that allows maintaining
More informationPHYTER 100 Base-TX Reference Clock Jitter Tolerance
PHYTER 100 Base-TX Reference Clock Jitter Tolerance 1.0 Introduction The use of a reference clock that is less stable than those directly driven from an oscillator may be required for some applications.
More informationRequirements and Specifications of the TDC for the ATLAS Precision Muon Tracker
ATLAS Internal Note MUON-NO-179 14 May 1997 Requirements and Specifications of the TDC for the ATLAS Precision Muon Tracker Yasuo Arai KEK, National High Energy Accelerator Research Organization Institute
More informationCANopen Programmer s Manual Part Number Version 1.0 October All rights reserved
Part Number 95-00271-000 Version 1.0 October 2002 2002 All rights reserved Table Of Contents TABLE OF CONTENTS About This Manual... iii Overview and Scope... iii Related Documentation... iii Document Validity
More information2. Arria GX Transceiver Protocol Support and Additional Features
2. Arria GX Transceiver Protocol Support and Additional Features AGX52002-2.0 Introduction Arria GX transceivers have a dedicated physical coding sublayer (PCS) and physical media attachment (PMA) circuitry
More informationANT Channel Search ABSTRACT
ANT Channel Search ABSTRACT ANT channel search allows a device configured as a slave to find, and synchronize with, a specific master. This application note provides an overview of ANT channel establishment,
More informationContents. IEEE family of standards Protocol layering TDD frame structure MAC PDU structure
Contents Part 1: Part 2: IEEE 802.16 family of standards Protocol layering TDD frame structure MAC PDU structure Dynamic QoS management OFDM PHY layer S-72.3240 Wireless Personal, Local, Metropolitan,
More informationLoRaWAN. All of the gateways in a network communicate to the same server, and it decides which gateway should respond to a given transmission.
LoRaWAN All of the gateways in a network communicate to the same server, and it decides which gateway should respond to a given transmission. Any end device transmission can be heard by multiple receivers,
More informationTrio Q. Licensed UHF Ethernet and Serial data radio. QB450 Full Duplex
Trio Q Licensed UHF Ethernet and Serial data radio QB450 Full Duplex 1 Trio Q Data Radios are advanced, high-speed licensed digital data radios, providing both Ethernet and serial communications for complex
More informationInter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules
Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules TOHZAKA Yuji SAKAMOTO Takafumi DOI Yusuke Accompanying the expansion of the Internet of Things (IoT), interconnections
More informationIncreasing Broadcast Reliability for Vehicular Ad Hoc Networks. Nathan Balon and Jinhua Guo University of Michigan - Dearborn
Increasing Broadcast Reliability for Vehicular Ad Hoc Networks Nathan Balon and Jinhua Guo University of Michigan - Dearborn I n t r o d u c t i o n General Information on VANETs Background on 802.11 Background
More informationMAC: - Support for Unicast, Multicast and Broadcast packets - Programmable pattern matching of up to 64 bytes within packet at user defined offset
User s manual ET-MINI ENCJ0 ET-MINI ENCJ0 ET-MINI ENCJ0 is a module that is designed to be intermediary connections between Microcontroller and Ethernet Network. It supports operation of Protocol TCP/IP
More informationT200, PTP/IEEE 1588 Grandmaster Clock and
T200, PTP/IEEE 1588 Grandmaster Clock and NTP Time Server with high accuracy GPS receiver, OCXO or Rubidium oscillator 1 Bd d Armor 22300 LANNION - FRANCE contact@heoldesign.com 1 HEOL-T200 : PERFORMANCE
More informationHigh Accurate Timestamping by Phase and Frequency Estimation
ISPCS 2009 International IEEE Symposium on Precision Clock Synchronization for Measurement, Control and Communication Brescia, Italy, October 12-16, 2009 High Accurate Timestamping by Phase and Frequency
More information5/8/16/24 Ports. Fast Ethernet Switch. User s Guide VER:1.0
5/8/16/24 Ports Fast Ethernet Switch User s Guide VER:1.0 TABLE OF CONTENTS 1 INTRODUCTION 1.1 Unpacking... 2 1.2 Front Panel..... 2 1.3 Rear Panel...... 2 1.4 LED Indicators.... 2 1.5 Features... 3 2
More informationModular Metering System ModbusTCP Communications Manual
Modular Metering System Manual Revision 7 Published October 2016 Northern Design Metering Solutions Modular Metering System ModbusTCP 1 Description The multicube modular electricity metering system simultaneously
More informationEvaluating Requirements of High Precision Time Synchronisation Protocols using Simulation
Evaluating Requirements of High Precision Time Protocols using Simulation Lazar T. Todorov Till Steinbach Franz Korf Thomas C. Schmidt {lazar.todorov, till.steinbach, korf, schmidt}@informatik.haw-hamburg.de
More informationEECE494: Computer Bus and SoC Interfacing. Serial Communication: RS-232. Dr. Charles Kim Electrical and Computer Engineering Howard University
EECE494: Computer Bus and SoC Interfacing Serial Communication: RS-232 Dr. Charles Kim Electrical and Computer Engineering Howard University Spring 2014 1 Many types of wires/pins in the communication
More informationCS649 Sensor Networks IP Lecture 9: Synchronization
CS649 Sensor Networks IP Lecture 9: Synchronization I-Jeng Wang http://hinrg.cs.jhu.edu/wsn06/ Spring 2006 CS 649 1 Outline Description of the problem: axes, shortcomings Reference-Broadcast Synchronization
More informationIEEE SUPPLEMENT TO IEEE STANDARD FOR INFORMATION TECHNOLOGY
18.4.6.11 Slot time The slot time for the High Rate PHY shall be the sum of the RX-to-TX turnaround time (5 µs) and the energy detect time (15 µs specified in 18.4.8.4). The propagation delay shall be
More informationThis is the author s version of a work that has been published in: Ronen, Opher; Lipinski, Maciej, "Enhanced synchronization accuracy in IEEE1588," in Precision Clock Synchronization for Measurement, Control,
More informationHardware Flags. and the RTI system. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff
Hardware Flags and the RTI system 1 Need for hardware flag Often a microcontroller needs to test whether some event has occurred, and then take an action For example A sensor outputs a pulse when a model
More informationConcept of Serial Communication
Concept of Serial Communication Agenda Serial v.s. Parallel Simplex, Half Duplex, Full Duplex Communication RS-485 Advantage over RS-232 Serial v.s. Parallel Application: How to Measure the temperature
More informationHD Radio FM Transmission. System Specifications
HD Radio FM Transmission System Specifications Rev. G December 14, 2016 SY_SSS_1026s TRADEMARKS HD Radio and the HD, HD Radio, and Arc logos are proprietary trademarks of ibiquity Digital Corporation.
More informationCAMAC products. CAEN Short Form Catalog Function Model Description Page
products Function Model Description Page Controller C111C Ethernet Crate Controller 44 Discriminator C808 16 Channel Constant Fraction Discriminator 44 Discriminator C894 16 Channel Leading Edge Discriminator
More information5G Synchronization Aspects
5G Synchronization Aspects Michael Mayer Senior Staff Engineer Huawei Canada Research Centre WSTS, San Jose, June 2016 Page 1 Objective and outline Objective: To provide an overview and summarize the direction
More informationtime sync in ITU-T Q13/15: G.8271 and G
time sync in ITU-T Q13/15: G.8271 and G.8271.1 ITSF - 2012, Nice Stefano Ruffini, Ericsson Time Synchronization: Scope and Plans The work recently started in ITU-T Q13/15 The following main aspects need
More informationSV3C CPTX MIPI C-PHY Generator. Data Sheet
SV3C CPTX MIPI C-PHY Generator Data Sheet Table of Contents Table of Contents Table of Contents... 1 List of Figures... 2 List of Tables... 2 Introduction... 3 Overview... 3 Key Benefits... 3 Applications...
More informationUtilization Based Duty Cycle Tuning MAC Protocol for Wireless Sensor Networks
Utilization Based Duty Cycle Tuning MAC Protocol for Wireless Sensor Networks Shih-Hsien Yang, Hung-Wei Tseng, Eric Hsiao-Kuang Wu, and Gen-Huey Chen Dept. of Computer Science and Information Engineering,
More informationDI-6X. LXI solution class A and B compliant for multipurpose enviroments. Digital Instruments S.r.l.
LXI solution class A and B compliant for multipurpose enviroments 1 Overview is a very flexible XILINX based platform for a wide range of applications. The Ultimate XILINX VirtexVI with different high
More informationAnnex 91A Coexistence of 1 Gb/s (symmetric), 10 Gb/s (symmetric) and 10/1 Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs)
Annex 91A Coexistence of 1 Gb/s (symmetric), 10 Gb/s (symmetric) and 10/1 Gb/s (asymmetric) Ethernet Passive Optical Networks (EPONs) 91A.1 Overview This clause provides information on building Ethernet
More informationAC Servo Amplifier SANMOTION R Series ADVANCED MODEL with Built-in EtherCAT Interface
New Products Introduction AC Servo Amplifier SANMOTION R Series ADVANCED MODEL with Built-in EtherCAT Interface Tsuyoshi Kobayashi Naohiro Itoh Noriaki Kasuga Daisuke Naitoh Keisuke Ishizaki Yasuo Nakamura
More information802.16s SOFTWARE PLATFORM
General Software s 802.16s SOFTWARE PLATFORM Architecture Operation system Embedded Linux 1. MAC layer application running on ARM processor 2. PHY layer application running on DSP Application software
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationDavid Grandblaise Voice: +33 (0) Motorola Fax: +33 (0)
Considerations on Connection Based Over-the-air Inter Base Station Communications: Logical Control Connection and its Application to Credit Token Based Coexistence Protocol IEEE 802.16 Presentation Submission
More informationSynchronization System Performance Benefits of Precision MEMS TCXOs under Environmental Stress Conditions
Synchronization System Performance Benefits of Precision The need for synchronization, one of the key mechanisms required by telecommunication systems, emerged with the introduction of digital communication
More informationOSPF Fundamentals. Agenda. OSPF Principles. L41 - OSPF Fundamentals. Open Shortest Path First Routing Protocol Internet s Second IGP
OSPF Fundamentals Open Shortest Path First Routing Protocol Internet s Second IGP Agenda OSPF Principles Introduction The Dijkstra Algorithm Communication Procedures LSA Broadcast Handling Splitted Area
More informationOSPF - Open Shortest Path First. OSPF Fundamentals. Agenda. OSPF Topology Database
OSPF - Open Shortest Path First OSPF Fundamentals Open Shortest Path First Routing Protocol Internet s Second IGP distance vector protocols like RIP have several dramatic disadvantages: slow adaptation
More information802.3ap Auto-Negotiation Proposal with Clause 28 State Machines
82.3ap Auto-Negotiation Proposal with Clause 28 State Machines Presentation to IEEE 82.3ap Task Force Sep 24 Interim Meeting Sep 27, 24 Page 1 Contributors and Supporters Contributors/Supporters Ilango
More informationETHERNET TESTING SERVICES
ETHERNET TESTING SERVICES 10BASE-Te Embedded MAU Test Suite Version 1.1 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University
More informationThis is by far the most ideal method, but poses some logistical problems:
NXU to Help Migrate to New Radio System Purpose This Application Note will describe a method at which NXU Network extension Units can aid in the migration from a legacy radio system to a new, or different
More informationMATERIAL SPECIFICATIONS FOR WIRELESS LINK
MATERIAL SPECIFICATIONS FOR WIRELESS LINK SECTION 1 GENERAL The Wireless Link specification is for the listed components to be used in the Wireless Link pay item. Each component includes the antennae and
More informationTrio Q. Licensed UHF Ethernet and Serial data radio. QH450 Hot Standby Full Duplex
Trio Q Licensed UHF Ethernet and Serial data radio QH450 Hot Standby Full Duplex 1 Trio Q Data Radios are advanced, high-speed licensed digital data radios, providing both Ethernet and serial communications
More information2 Operation. Operation. Getting Started
2 Operation Operation Getting Started Access the Ethernet Package by pressing the ANALYSIS PACKAGES button (MATH on LC scopes). A menu showing all the packages installed on the DSO is displayed. Select
More informationDigital Systems Design
Digital Systems Design Clock Networks and Phase Lock Loops on Altera Cyclone V Devices Dr. D. J. Jackson Lecture 9-1 Global Clock Network & Phase-Locked Loops Clock management is important within digital
More informationKing Fahd University of Petroleum & Minerals Computer Engineering Dept
King Fahd University of Petroleum & Minerals Computer Engineering Dept COE 342 Data and Computer Communications Term 021 Dr. Ashraf S. Hasan Mahmoud Rm 22-144 Ext. 1724 Email: ashraf@ccse.kfupm.edu.sa
More informationTCG 02-G FULL FEATURED SATELLITE CLOCK KEY FEATURES SUPPORTS
FULL FEATURED SATELLITE CLOCK TCG 02-G The TCG 02-G is a highly accurate, full featured GPS and GLONASS (GNSS) clock. Offering multiple oscillator options, Time Code and Frequency outputs, it fits virtually
More informationADVANCED DISTRIBUTED WIDEBAND DATA ACQUISITION SYSTEM
ADVANCED DISTRIBUTED WIDEBAND DATA ACQUISITION SYSTEM Albert Berdugo Vice President of Advanced Product Development Teletronics Technology Corporation Newtown, PA USA ABSTRACT Wideband data acquisition
More informationRoger Kane Managing Director, Vicom Australia
Understanding and testing of DMR standard Roger Kane Managing Director, Vicom Australia @CommsConnectAus#comms2014 Presentation Title: Understanding and Testing DMR Speaker: Roger Kane @CommsConnectAus
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationThe L*IP Access System
*IP Satellite System The *IP Access System Prototype built for ESA, ARTES-5 contract Meshed MF-TDMA, over GEO Optimized for IP QoS DAMA MF-TDMA modem supports up to 4 Msymb/s QPSK, Turbo codec Fade mitigation
More informationModule 3: Physical Layer
Module 3: Physical Layer Dr. Associate Professor of Computer Science Jackson State University Jackson, MS 39217 Phone: 601-979-3661 E-mail: natarajan.meghanathan@jsums.edu 1 Topics 3.1 Signal Levels: Baud
More informationData transmission - Transmission modes
Data transmission - Transmission modes Transmission modes A given transmission on a communications channel between two machines can occur in several different ways. The transmission is characterised by:
More informationETHERNET TESTING SERVICES
ETHERNET TESTING SERVICES 10BASE-T Embedded MAU Test Suite Version 5.4 Technical Document Last Updated: June 21, 2012 Ethernet Testing Services 121 Technology Dr., Suite 2 Durham, NH 03824 University of
More informationDraft Amendment 1 to Recommendation G.8271 draft for consent
INTERNATIONAL TELECOMMUNICATION UNION TELECOMMUNICATION STANDARDIZATION SECTOR STUDY PERIOD 2017-2020 STUDY GROUP 15 Original: English Question(s): 13/15 Geneva, 19 30 June, 2017 Source: Editor, G.8271
More informationGIGABIT ETHERNET CONSORTIUM
GIGABIT ETHERNET CONSORTIUM Clause 126 2.5G/5GBASE-T PMA Test Suite Version 1.2 Technical Document Last Updated: March 15, 2017 2.5, 5 and 10 Gigabit Ethernet Testing Service 21 Madbury Road, Suite 100
More informationIntroduction. Time Alignment Background in Wireless Infrastructure. AN-1031 Application Note
Alignment Background in Wireless Infrastructure AN-1031 Application Note Introduction This Application Note is one of a series addressing different aspects of an emerging networking usage model for wireless
More informationIEEE 100BASE-T1 Physical Media Attachment Test Suite
IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Author & Company Curtis Donahue, UNH-IOL Title IEEE 100BASE-T1 Physical Media Attachment Test Suite Version 1.0 Date June 6, 2017 Status
More informationChannel partitioning protocols
Wireless Networks a.y. 2010-2011 Channel partitioning protocols Giacinto Gelli DIBET gelli@unina.it 1 Outline Introduction Duplexing techniques FDD TDD Channel partitioning techniques FDMA TDMA CDMA Hybrid
More informationAchieving capacities over 1Gbps. Martins Dzelde Senior Sales Engineer
Achieving capacities over 1Gbps Martins Dzelde Senior Sales Engineer Agenda Spectrum Availability Ethernet data rate & link budget Mounting multiple radios to single antenna Case study: 1.7 Gbps links
More informationTomasz Włostowski Beams Department Controls Group Hardware and Timing Section. Trigger and RF distribution using White Rabbit
Tomasz Włostowski Beams Department Controls Group Hardware and Timing Section Trigger and RF distribution using White Rabbit Melbourne, 21 October 2015 Outline 2 A very quick introduction to White Rabbit
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationTCG 02-G FULL FEATURED SATELLITE CLOCK KEY FEATURES SUPPORTS
FULL FEATURED SATELLITE CLOCK TCG 02-G The TCG 02-G is a highly accurate, full featured GPS and GLONASS (GNSS) clock. Offering multiple oscillator options, Time Code and Frequency outputs, it fits virtually
More informationIntroduction to Wireless Networking CS 490WN/ECE 401WN Winter 2007
Introduction to Wireless Networking CS 490WN/ECE 401WN Winter 2007 Lecture 9: WiMax and IEEE 802.16 Chapter 11 Cordless Systems and Wireless Local Loop I. Cordless Systems (Section 11.1) This section of
More informationIEEE P Broadband Wireless Access Working Group
Project Title Date Submitted Source Re: Abstract Purpose Notice Release IEEE P802.16 Broadband Wireless Access Working Group Contribution to the 802.16 System Requirements Document on the Issue of The
More informationTrio Q Data Radios. Licensed UHF Ethernet and Serial Data QR450
Trio Q Data Radios Licensed UHF Ethernet and Serial Data QR450 1 The Trio Q Data Radios are advanced high speed licensed digital data radios, which provide both Ethernet and serial communications for the
More information