PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR
|
|
- Margery Byrd
- 5 years ago
- Views:
Transcription
1 HEENA PARVEEN AND VISHAL MOYAL: PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR DOI: /ijme PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR Heena Parveen and Vishal Moyal Department of Electronics and Telecommunication Engineering, Shri Shankaracharya Technical Campus, India Abstract In Complementary Metal Oxide Semiconductor (CMOS) technology, the advancement in manufacturing of semiconductor processing has changed the designing challenges for the researchers. The challenges that are now being vital are high speed and low power computing devices. This paper presents a novel dynamic comparator with DFAL (Diode Free Adiabatic Logic) inverter that employs the principle of adiabatic logic. As compared to the conventional CMOS technique, the adiabatic logic technique shows more promising results. The proposed Comparator, not only provides low power consumption and reduces the delay, but also improves the energy efficiency in comparison to the conventional Comparator. The design has been simulated using Cadence Virtuoso Spectre simulator in gdpk 9nm Technology. Keywords: Conventional Comparator, Adiabatic Logic, DFAL Inverter, Low Power 1. INTRODUCTION Comparators are known to be the most essential building block in Analog-to-Digital Converters (ADCs) as they act as decision making circuits throughout the transition of analog signals into digital signals. Basically, Comparators compare one input voltage signal against another voltage signal and a binary output signal is produced as per the comparison. Comparators which fall under the classification of regenerative comparators have a wide use in high speed Analog-to-Digital Converters [1] due to their lesser power dissipation, high speed, and no static power consumption. However, certain device mismatch [2] such as parasitic node capacitance, current factor β, and threshold voltage limits the accuracy of such comparators. Also, they cause random offset voltage in comparators which degrade their performance. Using offset cancellation or calibration techniques [3-5] while implementing comparator is also an effective methodology to improve this issue. Furthermore, reduction in the offset voltage can be done by means of a preamplifier in the design of comparator, thereby requiring more consumption of power and more complex design. As the power that has been consumed in conventional CMOS circuits is directly proportional to the circuit load capacitance and the square of the supply voltage [6], most of the researchers are focussing on supply voltage scaling and reducing the circuit load capacitance so that the power consumption can be reduced. For supply voltage scaling, the threshold voltage (V t) of transistor should be proportionally scaled down, but sub-threshold leakage current increases with reduction in threshold voltage (V t). The circuit load capacitance could be further minimized by a reduction in the device sizes but this will somehow affect the driving capability and speed of the circuit. Due to these limitations, in the present scenario, adiabatic logic circuits [7] are being considered for reducing the power consumption. These circuits are based on energy recovery principle, i.e. reusing the energy which is stored in the circuit load capacitance instead of following the usual means of discharging the circuit load capacitance to the ground and wasting the energy. Also, they provide better results than conventional CMOS circuits. So far, several adiabatic circuits have been presented [8]-[1] but these circuits suffer from large delay, complex circuitry, and degradation of output amplitude. To overcome the drawbacks related to diode based adiabatic circuits, 2PASCL [11] circuits were introduced which does not include diodes in its path of charging. Moreover, instead of sinusoidal or ramp power clocks, they use split level sinusoidal power clocks which charges and discharges the circuit capacitance relatively slower than other adiabatic power clocks. Although 2PASCL has an advantage of providing low power dissipation, minute current leakage exists in the circuit as gates are slowly switched ON. Also, 2PASCL circuits suffer from the problem of floating output node because of alternating hold mode in its functioning. DFAL (Diode Free Adiabatic Logic) [12] based circuits not only eliminates the problem of diode based circuits but also reduces the problem of 2PASCL circuits and thus have gained the attraction of many researchers as they offer more promising results. This paper presents a novel dynamic comparator with DFAL inverter that not only utilizes low power [13] but also has less delay. The primary aim is to amend the overall performance in comparison to the conventional dynamic comparator without making the circuitry complex. The paper describes the structure and functioning of the Conventional Comparator in section 2 and includes the operation of DFAL based Comparator in section 3. Simulation results and analysis are addressed in section 4 and are followed by conclusion in section DYNAMIC COMPARATORS Comparators are often described as Clocked comparators. Regenerative feedback is generally used in Comparators and hardly ever in non-clocked comparators. The conventional dynamic comparator which has a wide use in analog-to-digital converters is shown in Fig.1. Its working procedure is explained as follows: Comparators have two modes of operation- reset and evaluation phase. These operating modes operate according to the clock input that is provided to the circuit. When clock input is LOW in reset phase, transistor Mtail will be in OFF state. The reset transistors (M 5 and M 6) will become ON and will pull both the output nodes (i.e. Out n and Out p) to voltage V dd for initiating the starting condition. During the evaluation phase, when the clock input becomes HIGH, transistors M 5 and M 6 will become OFF and simultaneously M tail will be ON due to which Out n and Out p which were at V dd will start falling with different rates of discharging. 354
2 ISSN: (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, APRIL 217, VOLUME: 3, ISSUE: 1 Fig.1. Conventional Comparator The case when V INP is found to be greater than V INN, here the voltage at Out p will discharge faster than that of Out n. Since the voltage at the node Out p is discharged by the drain current of transistor M 2, the voltage will fall down to V dd V thp before the voltage at node Out n is discharged by the drain current of M 1, as a result of which transistor M 7 will be ON. Consequently, the backto-back inverters will begin the latch generation and the voltage at node Out n will become V dd and the voltage at node Out p will fall down to the ground. The case when V INN is found to be greater than V INP, the circuit will work in a vice versa manner. The proposed comparator operates in two modes evaluation and hold. In the evaluation mode, V 1 will go high and V 2 will go low, whereas in the hold mode, V 1 will go low and V 2 will go high. During the evaluation mode, when the voltage given to the circuit is LOW, transistor M 11 will be in OFF state while the transistors M 7 and M 8 will be in ON state. The transistors M 7 and M 8 are responsible for driving the DFAL inverters. When M 7 and M 8 are turned ON, M 9 and M 1 also turns ON and thus will charge the load capacitances C L resulting in a HIGH state at the output nodes (i.e. Out n and Out p). Conversely, when the applied voltage is HIGH, transistor M 11 will become ON and transistors M 7 and M 8 will become OFF which in turn will turn OFF the pmos transistors (M 9 and M 1) and turns ON the nmos transistors (M 3, M 4, M 5 and M 6). Thus, the discharging process and the charges to be recycled to the power clock (V 2) will occur through nmos transistors (M 3, M 4, M 5 and M 6) resulting in a LOW state at the output nodes (i.e. Out n and Out p). In the hold mode, when the voltage given to the circuit is LOW and nmos transistors (M 3, M 4, M 5 and M 6) turns ON, no transition will occur at the output, i.e. the output will remain low. The same process happens when the applied voltage to the circuit is HIGH and pmos transistors (M 9 and M 1) turn ON. Because of the hold mode, dynamic switching reduces and hence energy dissipation can also be reduced. 3. PROPOSED DYNAMIC COMPARATOR The structure of the proposed dynamic comparator with DFAL inverter is shown in Fig.2. The primary motive of the project is reducing the consumption of power and delay of the conventional dynamic comparator by a certain level, by replacing its back-to-back inverter with a DFAL inverter that shows lower power consumption and less delay than the CMOS inverter. 3.1 CIRCUIT OPERATION The proposed dynamic comparator consists of two split level sinusoidal power clock supply voltages V 1 as well as V 2 where one of the clocks will be in phase whereas the other one will be inverted. The voltage level of V 1 exceeds V 2 by V 1/2, which will minimize the voltage difference between the electrodes and this will result in the reduction of power dissipation. The power clocks described in the operation of the proposed comparator are composed of DC as well as sinusoidal components and can be expressed as shown in Eq.(1) and Eq.(2) respectively. Vdd 3 V1 sin t Vdd 4 4 (1) Vdd 1 V2 sin t Vdd 4 4 (2) Fig.2. Comparator Technology Simulator Table.1. Specifications for simulation Cadence gdpk 9nm CMOS Cadence Virtuoso Spectre MOS Dimensions W=12nm/L=1nm for all circuits Supply Voltage Clock Frequency 3V Two times the input frequency 4. SIMULATION RESULTS AND DISCUSSION The Comparator and Conventional dynamic comparator are designed and simulated using Cadence Virtuoso Spectre simulator in gdpk 9nm Technology at a supply voltage of 3V. The simulated waveform verifying the working of the proposed comparator with DFAL inverter is shown in Fig
3 HEENA PARVEEN AND VISHAL MOYAL: PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR Fig.3. Simulation results of Comparator 4.1 POWER EFFICIENCY AND DELAY BY VARYING THE FREQUENCY In order to verify the functioning of the proposed circuit, simulation of both proposed dynamic comparator and the conventional dynamic comparator has been done and their delay and power are measured and compared with varying frequency. The input frequency and clock frequency are varied at the same time from 1MHZ to 1 and the load capacitance has been set to 5fF. The clock frequency has been taken two times the input frequency and the power dissipation and delay are calculated for 1 clock cycles of charging and discharging and are shown in Fig.4 and Fig.5 respectively. It may be observed that with the increase in frequency, the power dissipation of both the comparators (dynamic and the proposed one) increases, whereas the proposed dynamic comparator (with DFAL inverter) has a lesser power dissipation in each of the frequency as compared to the conventional dynamic comparator although a continuous reduction in delay has been observed for both the comparators with varying frequency. So, from the above analysis, it is clear that with the improvement in power and speed of the proposed comparator, the overall PDP (Power Delay Product) has also been improved in comparison to the conventional dynamic comparator. This indicates that the proposed dynamic comparator with DFAL inverter can be utilized for a wide frequency range with an improved performance than the dynamic comparator with CMOS inverter. 4.2 POWER EFFICIENCY AND DELAY BY VARYING THE LOAD CAPACITANCE In order to verify the driving capability of the proposed comparator against the conventional dynamic comparator, extra load capacitance has been added one by one at the output node from 2fF to 2fF. The input frequency and clock frequency are kept constant at 4 and 8 respectively. Then, the power and delay are calculated for 1 clock cycles of charging and discharging and are shown in Fig.6 and Fig.7 respectively. When the capacitive load is increased gradually from 2fF to 2fF, the power dissipation of the proposed, as well as dynamic comparator, increases correspondingly and it can be clearly noticed that at each stage of varying load capacitance, the proposed comparator has better efficiency than the conventional dynamic comparator. While the load capacitance increases, it can be noticed that the delay at the output of each comparator also increases and thus a significant enhancement can be observed in the overall PDP (Power Delay Product) for the proposed dynamic comparator against the conventional dynamic comparator. The power, delay, energy saving percentage and adiabatic gain with respect to load capacitance and frequency of proposed and conventional dynamic comparator based on DFAL and CMOS inverters respectively has been estimated and are shown in Table.2 and Table.3 respectively. As a comparison parameter, we have used adiabatic gain which can be illustrated as the ratio of the energy dissipated per operation of a conventional CMOS circuit and its corresponding adiabatic circuit. It can be noticed that the proposed dynamic comparator offers an energy saving of almost 9% and adiabatic gain of around 1.5 at all observed load capacitances and frequencies Frequency () Fig.4. Power Dissipation of the Comparators with frequency Frequency () Fig.5. Delay of the Comparators with frequency Load Capacitance (ff) Fig.6. Power Dissipation of the Comparators with Load Capacitance 356
4 ISSN: (ONLINE) ICTACT JOURNAL ON MICROELECTRONICS, APRIL 217, VOLUME: 3, ISSUE: Fig.7. Delay of the Comparators with Load Capacitance Table.2. Comparison of Power Dissipation, Delay and Power Delay Product (PDP) with varying load capacitance at input frequency= 4 and clock frequency = 8 in 1 clock cycles of charging and discharging Comparators 2fF 1fF 15fF 2fF PDP (pj) Energy Saving (%) Adiabatic Gain Table.3. Comparison of Power Dissipation, Delay and Power Delay Product (PDP) with varying frequency at 5fF in 1 clock cycles of charging and discharging Comparators PDP (pj) Energy Saving (%) Adiabatic Gain Load Capacitance (ff) CONCLUSION A novel DFAL based Comparator has been presented. The main intention behind this proposed theory is to present a low-power energy efficient and high performance dynamic comparator with a DFAL based inverter. The conventional and proposed design of dynamic comparator has been simulated and analyzed. The design has been simulated using Cadence Virtuoso Spectre Simulator in gdpk 9nm technology at 3V supply voltage. The results of simulation and evaluation of performance comparison show that the proposed dynamic comparator is more power efficient than the conventional dynamic comparator. Also, the delay and PDP (Power Delay Product) of the proposed dynamic comparator are considerably lower as compared to the conventional dynamic comparator. Thus, an energy saving of almost 9% and adiabatic gain of around 1.5 at all observed load capacitances and frequencies has been offered by the proposed dynamic comparator. In high speed ADCs and other VLSI applications, the Comparator would be very effective. REFERENCES [1] V. Deepika and Sangeeta Singh, Design and Implementation of A Low Power, High Speed Comparator, Procedia Materials Science, Vol. 1, pp , 215. [2] Jun He, Sanyi Zhan, Degang Chen and Randall L. Geiger, Analyses of Static and Random Offset Voltages in Comparators, IEEE Transactions on Circuits and Systems I: Regular Papers, Vol. 56, No. 5, pp , 29. [3] Islam T. Abougindia, Ismail Cevik, Fadi N. Zghoul and Suat U. Ay, A Precision Comparator Design with A New Foreground Offset Calibration Technique, Analog Integrated Circuits and Signal Processing, Vol. 83, No. 2, pp , 215. [4] Takayuki Okazawa, Ippei Akita and Makoya Ishida, A Digitally Calibrated Comparator using Time- Domain Offset Detection, Analog Integrated Circuits and Signal Processing, Vol. 81, No. 3, pp , 214. [5] Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa, A Low-Noise Self-Calibrating Comparator for High-Speed ADCs, Proceedings of IEEE Asian Solid-State Circuits Conference, pp , 28. [6] N.H.E. Weste and D. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, 3 rd Edition, Pearson Education, 211. [7] Philip Teichmann, Fundamentals of Adiabatic Logic, Adiabatic Logic, Vol. 34, pp. 5-22, 212. [8] Irfan Ahmad Pindoo, Tejinder Singh, Amritpal Singh, Ankit Chaudhary and P. Mohan Kumar, Power Dissipation Reduction Using Adiabatic Logic Techniques for CMOS Inverter Circuit, Proceedings of IEEE 6 th International Conference on Computing, Communication and Networking Technologies, pp. 1-6, 215. [9] Yong Moon and Deog Kyoon Jeong, An Efficient Charge Recovery Logic Circuit, IEEE Journal of Solid-State Circuits, Vol. 31, No. 4, pp ,
5 HEENA PARVEEN AND VISHAL MOYAL: PARAMETRIC ANALYSIS OF DFAL BASED DYNAMIC COMPARATOR [1] Yibin Ye and Kaushik Roy, QSERL: Quasi-Static Energy Recovery Logic, IEEE Journal of Solid-state Circuits, Vol. 36, No. 2, pp , 21. [11] N. Anuar, Y. Takahashi and T. Sekine, Two Phase Clocked Adiabatic static CMOS Logic and its Logic Family, Journal of Semiconductor Technology and Science, Vol. 1, No. 1, pp. 1-1, 21. [12] Shipra Upadhyay, R.A. Mishra, R.K. Nagaria and S.P. Singh, DFAL: Diode-Free Adiabatic Logic Circuits, ISRN Electronics, Vol. 213, pp. 1-12, 213. [13] Heena Parveen and Vishal Moyal, Implementation of Low Power Adiabatic based Inverter for Comparator, International Journal of Science and Research, Vol. 6, No. 1, pp ,
Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (5): 319-325 Research Article ISSN: 2394-658X Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit
More informationFigure 1 Typical block diagram of a high speed voltage comparator.
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. I (Nov. - Dec. 2016), PP 58-63 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Low Power Efficient
More informationDesign of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic
Design of Low Power Energy Efficient CMOS Circuits with Adiabatic Logic Aneesha John 1, Charishma 2 PG student, Department of ECE, NMAMIT, Nitte, Karnataka, India 1 Assistant Professor, Department of ECE,
More informationImplementation of Low Power Inverter using Adiabatic Logic
Implementation of Low Power Inverter using Adiabatic Logic Pragati Upadhyay 1, Vishal Moyal 2 M.E. [VLSI Design], Dept. of ECE, SSGI SSTC (FET), Bhilai, Chhattisgarh, India 1 Associate Professor, Dept.
More informationDesign of Low Power High Speed Fully Dynamic CMOS Latched Comparator
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 10, Issue 4 (April 2014), PP.01-06 Design of Low Power High Speed Fully Dynamic
More informationDesign of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 3, Issue 11 (June 2014) PP: 1-7 Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power
More informationDesign and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge Recovery Logic
ISSN (e): 2250 3005 Volume, 08 Issue, 9 Sepetember 2018 International Journal of Computational Engineering Research (IJCER) Design and Analysis of Energy Efficient MOS Digital Library Cell Based on Charge
More informationAnalysis & Design of low Power Dynamic Latched Double-Tail Comparator
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 11 May 2016 ISSN (online): 2349-784X Analysis & Design of low Power Dynamic Latched Double-Tail Comparator Manish Kumar
More informationDESIGN OF ADIABATIC LOGIC BASED COMPARATOR FOR LOW POWER AND HIGH SPEED APPLICATIONS
DOI: 10.21917/ijme.2017.064 DESIGN OF ADIABATIC LOGIC FOR LOW POWER AND HIGH SPEED APPLICATIONS T.S. Arun Samuel 1, S. Darwin 2 and N. Arumugam 3 1,3 Department of Electronics and Communication Engineering,
More informationComparative Analysis of Adiabatic Logic Techniques
Comparative Analysis of Adiabatic Logic Techniques Bhakti Patel Student, Department of Electronics and Telecommunication, Mumbai University Vile Parle (west), Mumbai, India ABSTRACT Power Consumption being
More informationDESIGN OF DOUBLE TAIL COMPARATOR FOR LOW POWER APPLICATION
DESIGN OF DOUBLE TAIL COMPARATOR FOR LOW POWER APPLICATION M.Suganya 1, M.Raghavendra reddy 2 ABSTRACT Dynamic regenerative s are need for ultralow power, are efficient and high speed analog to digital
More informationEnergy Efficient Design of Logic Circuits Using Adiabatic Process
Energy Efficient Design of Logic Circuits Using Adiabatic Process E. Chitra 1,N. Hemavathi 2, Vinod Ganesan 3 1 Dept. of ECE,SRM University, Chennai, India, chitra.e@ktr.srmuniv.ac.in 2 Dept. of ECE, SRM
More informationLow Power Parallel Prefix Adder Design Using Two Phase Adiabatic Logic
Journal of Electrical and Electronic Engineering 2015; 3(6): 181-186 Published online December 7, 2015 (http://www.sciencepublishinggroup.com/j/jeee) doi: 10.11648/j.jeee.20150306.11 ISSN: 2329-1613 (Print);
More informationComparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology
Comparative Analysis of Low Power Adiabatic Logic Circuits in DSM Technology Shaefali Dixit #1, Ashish Raghuwanshi #2, # PG Student [VLSI], Dept. of ECE, IES college of Eng. Bhopal, RGPV Bhopal, M.P. dia
More informationA Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs
1 A Low-Noise Self-Calibrating Dynamic Comparator for High-Speed ADCs Masaya Miyahara, Yusuke Asada, Daehwa Paik and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline 2 Motivation The Calibration
More informationDesign and Analysis of f2g Gate using Adiabatic Technique
Design and Analysis of f2g Gate using Adiabatic Technique Renganayaki. G 1, Thiyagu.P 2 1, 2 K.C.G College of Technology, Electronics and Communication, Karapakkam,Chennai-600097, India Abstract: This
More informationEFFICIENT LOW POWER DYNAMIC COMPARATOR FOR HIGH SPEED ADC s
EFFICIENT LOW POWER DYNAMIC COMPARATOR FOR HIGH SPEED ADC s B.Padmavathi, ME (VLSI Design), Anand Institute of Higher Technology, Chennai, India krishypadma@gmail.com Abstract In electronics, a comparator
More informationChapter 3 DESIGN OF ADIABATIC CIRCUIT. 3.1 Introduction
Chapter 3 DESIGN OF ADIABATIC CIRCUIT 3.1 Introduction The details of the initial experimental work carried out to understand the energy recovery adiabatic principle are presented in this section. This
More informationDESIGN & ANALYSIS OF A CHARGE RE-CYCLE BASED NOVEL LPHS ADIABATIC LOGIC CIRCUITS FOR LOW POWER APPLICATIONS
DESIGN & ANALYSIS OF A CHARGE RE-CYCLE BASED NOVEL LPHS ADIABATIC LOGIC CIRCUITS FOR LOW POWER APPLICATIONS Sanjeev Rai 1, Govind Krishna Pal 2, Ram Awadh Mishra 3 and Sudarshan Tiwari 4 1 Department of
More informationComparison of adiabatic and Conventional CMOS
Comparison of adiabatic and Conventional CMOS Gurpreet Kaur M.Tech Scholar(ECE), Narinder Sharma HOD (EEE) Amritsar college of Engineering and Technology, Amritsar Abstract:-The Power dissipation in conventional
More informationDesign of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic Logic
Design of Energy Efficient Arithmetic Circuits Using Charge Recovery Adiabatic ogic B. Dilli Kumar 1, M. Bharathi 2 1 M. Tech (VSI), Department of ECE, Sree Vidyanikethan Engineering College, Tirupati,
More informationDesign and Analysis of Multiplexer in Different Low Power Techniques
Design and Analysis of Multiplexer in Different Low Power Techniques S Prashanth 1, Prashant K Shah 2 M.Tech Student, Department of ECE, SVNIT, Surat, India 1 Associate Professor, Department of ECE, SVNIT,
More informationPerformance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for Low Power Design
IOSR Journal of Engineering (IOSRJEN) e-issn: 2250-3021, p-issn: 2278-8719 Vol. 3, Issue 6 (June. 2013), V1 PP 14-21 Performance Analysis of Energy Efficient and Charge Recovery Adiabatic Techniques for
More informationLow Power Adiabatic Logic Design
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 1, Ver. III (Jan.-Feb. 2017), PP 28-34 www.iosrjournals.org Low Power Adiabatic
More informationNovel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology
Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology 1 Mahesha NB #1 #1 Lecturer Department of Electronics & Communication Engineering, Rai Technology University nbmahesh512@gmail.com
More informationA High Speed and Low Voltage Dynamic Comparator for ADCs
A High Speed and Low Voltage Dynamic Comparator for ADCs M.Balaji 1, G.Karthikeyan 2, R.Baskar 3, R.Jayaprakash 4 1,2,3,4 ECE, Muthayammal College of Engineering Abstract A new dynamic comparator is proposed
More informationPOWER EVALUATION OF ADIABATIC LOGIC CIRCUITS IN 45NM TECHNOLOGY
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT LOW POWER POSITIVE FEEDBACK ADIABATIC LOGIC
DESIGN AND IMPLEMENTATION OF EFFICIENT LOW POWER POSITIVE FEEDBACK ADIABATIC LOGIC Indumathi.S 1, Aarthi.C 2 1 PG Scholar, VLSI Design, Sengunther Engineering College, (India) 2 Associate Professor, Dept
More informationDesign and Implementation of an 8-Bit Double Tail Comparator using Foot Transistor Logic
Design and Implementation of an 8-Bit Double Tail using Foot Transistor Logic K Aruna Manjusha 1, Anu Radha Thotakuri 1, T Ravinder 1, J Nagaraju 1, R Karthik 1 1 Department of Electronics and Communication
More informationDesign Analysis of 1-bit Comparator using 45nm Technology
Design Analysis of 1-bit Comparator using 45nm Technology Pardeep Sharma 1, Rajesh Mehra 2 1,2 Department of Electronics and Communication Engineering, National Institute for Technical Teachers Training
More informationDesign And Implementation Of Arithmetic Logic Unit Using Modified Quasi Static Energy Recovery Adiabatic Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 7, Issue 3, Ver. I (May. - June. 2017), PP 27-34 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design And Implementation Of
More informationAnalysis of New Dynamic Comparator for ADC Circuit
RESEARCH ARTICLE OPEN ACCESS Analysis of New Dynamic Comparator for ADC Circuit B. Shiva Kumar *, Fazal Noorbasha**, K. Vinay Kumar ***, N. V. Siva Rama Krishna. T**** * (Student of VLSI Systems Research
More informationDesign and Analysis of Energy Recovery Logic for Low Power Circuit Design
National onference on Advances in Engineering and Technology RESEARH ARTILE OPEN AESS Design and Analysis of Energy Recovery Logic for Low Power ircuit Design Munish Mittal*, Anil Khatak** *(Department
More informationNoise Tolerance Dynamic CMOS Logic Design with Current Mirror Circuit
International Journal of Electrical Engineering. ISSN 0974-2158 Volume 7, Number 1 (2014), pp. 77-81 International Research Publication House http://www.irphouse.com Noise Tolerance Dynamic CMOS Logic
More informationA Novel Approach of Low Power Low Voltage Dynamic Comparator Design for Biomedical Application
A Novel Approach of Low Power Low Voltage Dynamic Design for Biomedical Application 1 Nitesh Kumar, 2 Debasish Halder, 3 Mohan Kumar 1,2,3 M.Tech in VLSI Design 1,2,3 School of VLSI Design and Embedded
More informationInternational Journal Of Global Innovations -Vol.5, Issue.I Paper Id: SP-V5-I1-P04 ISSN Online:
DESIGN AND ANALYSIS OF MULTIPLEXER AND DE- MULTIPLEXERIN DIFFERENT LOW POWER TECHNIQUES #1 KARANAMGOWTHAM, M.Tech Student, #2 AMIT PRAKASH, Associate Professor, Department Of ECE, ECED, NIT, JAMSHEDPUR,
More informationDesign and Analysis of Low Power Comparator Using Switching Transistors
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 2, Ver. III (Mar-Apr. 2014), PP 25-30 e-issn: 2319 4200, p-issn No. : 2319 4197 Design and Analysis of Low Power Comparator Using
More informationCascadable adiabatic logic circuits for low-power applications N.S.S. Reddy 1 M. Satyam 2 K.L. Kishore 3
Published in IET Circuits, Devices & Systems Received on 29th September 2007 Revised on 30th June 2008 Cascadable adiabatic logic circuits for low-power applications N.S.S. Reddy 1 M. Satyam 2 K.L. Kishore
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationAn accurate track-and-latch comparator
An accurate track-and-latch comparator K. D. Sadeghipour a) University of Tabriz, Tabriz 51664, Iran a) dabbagh@tabrizu.ac.ir Abstract: In this paper, a new accurate track and latch comparator circuit
More informationPERFORMANCE ANALYSIS OF ADIABATIC TECHNIQUES USING FULL ADDER FOR EFFICIENT POWER DISSIPATION
DOI: 10.21917/ijme.2018.0090 PERFORMANCE ANALYSIS OF ADIABATIC TECHNIQUES USING FULL ADDER FOR EFFICIENT POWER DISSIPATION C. Venkatesh, A. Mohanapriya and R. Sudha Anandhi Department of Electronics and
More informationAn energy efficient full adder cell for low voltage
An energy efficient full adder cell for low voltage Keivan Navi 1a), Mehrdad Maeen 2, and Omid Hashemipour 1 1 Faculty of Electrical and Computer Engineering of Shahid Beheshti University, GC, Tehran,
More informationZero Steady State Current Power-on-Reset Circuit with Brown-Out Detector
Zero Steady State Current Power-on-Reset Circuit with Brown-Out Detector Sanjay Kumar Wadhwa 1, G.K. Siddhartha 2, Anand Gaurav 3 Freescale Semiconductor India Pvt. Ltd. 1 sanjay.wadhwa@freescale.com,
More informationLow Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique
Indian Journal of Science and Technology, Vol 9(5), DOI: 1017485/ijst/2016/v9i5/87178, Februaru 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Low Power Realization of Subthreshold Digital Logic
More informationA REVIEW PAPER ON HIGH PERFORMANCE 1- BIT FULL ADDERS DESIGN AT 90NM TECHNOLOGY
I J C T A, 9(11) 2016, pp. 4947-4956 International Science Press A REVIEW PAPER ON HIGH PERFORMANCE 1- BIT FULL ADDERS DESIGN AT 90NM TECHNOLOGY N. Lokabharath Reddy *, Mohinder Bassi **2 and Shekhar Verma
More informationA Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)
A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI) Mahendra Kumar Lariya 1, D. K. Mishra 2 1 M.Tech, Electronics and instrumentation Engineering, Shri G. S. Institute of Technology
More informationImplementation of dual stack technique for reducing leakage and dynamic power
Implementation of dual stack technique for reducing leakage and dynamic power Citation: Swarna, KSV, Raju Y, David Solomon and S, Prasanna 2014, Implementation of dual stack technique for reducing leakage
More informationComparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits
Comparative Study of Different Low Power Design Techniques for Reduction of Leakage Power in CMOS VLSI Circuits P. S. Aswale M. E. VLSI & Embedded Systems Department of E & TC Engineering SITRC, Nashik,
More informationDesign of Low Power Double Tail Comparator by Adding Switching Transistors
Design of Low Power Double Tail Comparator by Adding Switching Transistors K.Mathumathi (1), S.Selvarasu (2), T.Kowsalya (3) [1] PG Scholar[VLSI, Muthayammal Engineering College, Rasipuram, Namakkal, Tamilnadu,
More informationA HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES
A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES Aamna Anil 1 and Ravi Kumar Sharma 2 1 Department of Electronics and Communication Engineering Lovely Professional University, Jalandhar, Punjab, India
More informationAnalysis of Low Power-High Speed Sense Amplifier in Submicron Technology
Voltage IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 02, 2014 ISSN (online): 2321-0613 Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology Sunil
More informationInternational Journal of Engineering Trends and Technology (IJETT) Volume 45 Number 5 - March 2017
Performance Evaluation in Adiabatic Logic Circuits for Low Power VLSI Design Tabassum Ara #1, Amrita Khera #2, # PG Student [VLSI], Dept. of ECE, Trinity stitute of Technology and Research, Bhopal, RGPV
More informationDesign of Low Power Carry Look-Ahead Adder Using Single Phase Clocked Quasi-Static Adiabatic Logic
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 4, Issue 4, Ver. III (Jul-Aug. 2014), PP 01-08 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of Low Power Carry Look-Ahead Adder Using Single
More informationUltra Low Power High Speed Comparator for Analog to Digital Converters
Ultra Low Power High Speed Comparator for Analog to Digital Converters Suman Biswas Department Of Electronics Kiit University Bhubaneswar,Odisha Dr. J. K DAS Rajendra Prasad Abstract --Dynamic comparators
More informationDomino Static Gates Final Design Report
Domino Static Gates Final Design Report Krishna Santhanam bstract Static circuit gates are the standard circuit devices used to build the major parts of digital circuits. Dynamic gates, such as domino
More informationDESIGN AND IMPLEMENTATION OF A LOW VOLTAGE LOW POWER DOUBLE TAIL COMPARATOR
DESIGN AND IMPLEMENTATION OF A LOW VOLTAGE LOW POWER DOUBLE TAIL COMPARATOR 1 C.Hamsaveni, 2 R.Ramya 1,2 PG Scholar, Department of ECE, Hindusthan Institute of Technology, Coimbatore(India) ABSTRACT Comparators
More informationCOMPARATIVE ANALYSIS OF PULSE TRIGGERED FLIP FLOP DESIGN FOR LOW POWER CONSUMPTION
DOI: 10.21917/ijme.2018.0102 COMPARATIVE ANALYSIS OF PULSE TRIGGERED FLIP FLOP DESIGN FOR LOW POWER CONSUMPTION S. Bhuvaneshwari and E. Kamalavathi Department of Electronics and Communication Engineering,
More informationDesign and Analysis of Multiplexer using ADIABATIC Logic
Design and Analysis of Multiplexer using ADIABATIC Logic Mopada Durga Prasad 1, Boggarapu Satish Kumar 2 M.Tech Student, Department of ECE, Pydah College of Engineering and Technology, Vizag, India 1 Assistant
More informationAdiabatic Logic Circuits for Low Power, High Speed Applications
IJSTE - International Journal of Science Technology & Engineering Volume 3 Issue 10 April 2017 ISSN (online): 2349-784X Adiabatic Logic Circuits for Low Power, High Speed Applications Satyendra Kumar Ram
More informationAnalysis and Design of High Speed Low Power Comparator in ADC
Analysis and Design of High Speed Low Power Comparator in ADC Yogesh Kumar M. Tech DCRUST (Sonipat) ABSTRACT: The fast growing electronics industry is pushing towards high speed low power analog to digital
More informationA 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique
A 15.5 db, Wide Signal Swing, Dynamic Amplifier Using a Common- Mode Voltage Detection Technique James Lin, Masaya Miyahara and Akira Matsuzawa Tokyo Institute of Technology, Japan Matsuzawa & Okada Laḃ
More informationA Survey of the Low Power Design Techniques at the Circuit Level
A Survey of the Low Power Design Techniques at the Circuit Level Hari Krishna B Assistant Professor, Department of Electronics and Communication Engineering, Vagdevi Engineering College, Warangal, India
More informationLOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2
LOW POWER VLSI TECHNIQUES FOR PORTABLE DEVICES Sandeep Singh 1, Neeraj Gupta 2, Rashmi Gupta 2 1 M.Tech Student, Amity School of Engineering & Technology, India 2 Assistant Professor, Amity School of Engineering
More informationA HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY
A HIGH SPEED & LOW POWER 16T 1-BIT FULL ADDER CIRCUIT DESIGN BY USING MTCMOS TECHNIQUE IN 45nm TECHNOLOGY Jasbir kaur 1, Neeraj Singla 2 1 Assistant Professor, 2 PG Scholar Electronics and Communication
More informationDesign and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of
More informationA 1.2 Vpp, 5.53 µw; 3-Bit Flash Analog to Digital Converter Using Diode Free Adiabatic Logic Threshold Inverter Quantizer
IOSR Journal of Engineering (IOSRJEN) ISSN (e): 2250-3021, ISSN (p): 2278-8719 Vol. 08, Issue 2 (February. 2018), V1 PP 58-64 www.iosrjen.org A 1.2 Vpp, 5.53 µw; 3-Bit Flash Analog to Digital Converter
More informationAn Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique with Minimum Leakage
Available online www.ejaet.com European Journal of Advances in Engineering and Technology, 2017, 4 (1): 44-48 Research Article ISSN: 2394-658X An Analysis of Novel CMOS Ring Oscillator Using LECTOR Technique
More informationAN EFFICIENT ADIABATIC FULL ADDER DESIGN APPROACH FOR LOW POWER
AN EFFICIENT ADIABATIC FULL ADDER DESIGN APPROACH FOR LOW POWER Baljinder Kaur 1, Narinder Sharma 2, Gurpreet Kaur 3 1 M.Tech Scholar (ECE), 2 HOD (ECE), 3 AP(ECE) ABSTRACT In this paper authors are going
More informationIJMIE Volume 2, Issue 3 ISSN:
IJMIE Volume 2, Issue 3 ISSN: 2249-0558 VLSI DESIGN OF LOW POWER HIGH SPEED DOMINO LOGIC Ms. Rakhi R. Agrawal* Dr. S. A. Ladhake** Abstract: Simple to implement, low cost designs in CMOS Domino logic are
More information6-Bit Charge Scaling DAC and SAR ADC
6-Bit Charge Scaling DAC and SAR ADC Meghana Kulkarni 1, Muttappa Shingadi 2, G.H. Kulkarni 3 Associate Professor, Department of PG Studies, VLSI Design and Embedded Systems, VTU, Belgavi, India 1. M.Tech.
More informationDesign and Implementation of combinational circuits in different low power logic styles
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 6, Ver. II (Nov -Dec. 2015), PP 01-05 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design and Implementation of
More informationKeywords : MTCMOS, CPFF, energy recycling, gated power, gated ground, sleep switch, sub threshold leakage. GJRE-F Classification : FOR Code:
Global Journal of researches in engineering Electrical and electronics engineering Volume 12 Issue 3 Version 1.0 March 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global
More informationImplementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
Volume-7, Issue-3, May-June 2017 International Journal of Engineering and Management Research Page Number: 42-47 Implementation of Efficient 5:3 & 7:3 Compressors for High Speed and Low-Power Operations
More informationIMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18
International Journal of Electronics, Communication & Instrumentation Engineering Research and Development (IJECIERD) ISSN 2249-684X Vol. 2 Issue 4 Dec - 2012 43-56 TJPRC Pvt. Ltd., IMPLEMENTATION OF A
More informationDesign of Low Power Preamplifier Latch Based Comparator
Design of Low Power Preamplifier Latch Based Comparator Siddharth Bhat SRM University India siddharth.bhat05@gmail.com Shubham Choudhary SRM University India shubham.choudhary8065@gmail.com Jayakumar Selvakumar
More informationDesign Of A Comparator For Pipelined A/D Converter
Design Of A Comparator For Pipelined A/D Converter Ms. Supriya Ganvir, Mr. Sheetesh Sad ABSTRACT`- This project reveals the design of a comparator for pipeline ADC. These comparator is designed using preamplifier
More informationInternational Journal of Modern Trends in Engineering and Research
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 Temperaments in the Design of Low-voltage Low-power Double Tail Comparator
More informationDesign and simulation of low-power ADC using double-tail comparator
Design and simulation of low-power ADC using double-tail comparator Mr. P. G. Konde 1, Miss. R. N. Mandavgane 2, Mr. A. P. Bagade 3 1 MTech IVth sem, VLSI, BDCE sevagram, Maharashtra, pranitkonde007@gmail.com
More informationISSN: [Kumar* et al., 6(5): May, 2017] Impact Factor: 4.116
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY IMPROVEMENT IN NOISE AND DELAY IN DOMINO CMOS LOGIC CIRCUIT Ankit Kumar*, Dr. A.K. Gautam * Student, M.Tech. (ECE), S.D. College
More informationInvestigation on Performance of high speed CMOS Full adder Circuits
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Investigation on Performance of high speed CMOS Full adder Circuits 1 KATTUPALLI
More informationLEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY
LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY B. DILIP 1, P. SURYA PRASAD 2 & R. S. G. BHAVANI 3 1&2 Dept. of ECE, MVGR college of Engineering,
More informationUltra Low Power VLSI Design: A Review
International Journal of Emerging Engineering Research and Technology Volume 4, Issue 3, March 2016, PP 11-18 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Ultra Low Power VLSI Design: A Review G.Bharathi
More informationDesign of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles
Design of Robust and power Efficient 8-Bit Ripple Carry Adder using Different Logic Styles Mangayarkkarasi M 1, Joseph Gladwin S 2 1 Assistant Professor, 2 Associate Professor 12 Department of ECE 1 Sri
More informationA Comparative Analysis of Low Power and Area Efficient Digital Circuit Design
A Comparative Analysis of Low Power and Area Efficient Digital Circuit Design 1 B. Dilli Kumar, 2 A. Chandra Babu, 2 V. Prasad 1 Assistant Professor, Dept. of ECE, Yoganada Institute of Technology & Science,
More informationESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS
ESTIMATION OF LEAKAGE POWER IN CMOS DIGITAL CIRCUIT STACKS #1 MADDELA SURENDER-M.Tech Student #2 LOKULA BABITHA-Assistant Professor #3 U.GNANESHWARA CHARY-Assistant Professor Dept of ECE, B. V.Raju Institute
More informationDESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE
Journal of Engineering Science and Technology Vol. 12, No. 12 (2017) 3344-3357 School of Engineering, Taylor s University DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE
More informationLow Power &High Speed Domino XOR Cell
Low Power &High Speed Domino XOR Cell Payal Soni Electronics and Communication Department, FET- Mody University Lakshmangarh, Dist.-Sikar, India E-mail: payal.soni3091@gmail.com Abstract Shiwani Singh
More informationLow-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier
Low-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier Nazrul Anuar Graduate School of Engineering Gifu University, - Yanagido Gifu-shi 5 93, Japan Email: n384@edu.gifu-u.ac.jp
More informationDesign of Dynamic Latched Comparator with Reduced Kickback Noise
Volume 118 No. 17 2018, 289-298 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu Design of Dynamic Latched Comparator with Reduced Kickback Noise N
More informationPERFORMANCE EVALUATION OF SELECTED QUASI-ADIABATIC LOGIC STYLES
Chapter 4 PERFORMANCE EVALUATION OF SELECTED QUASI-ADIABATIC LOGIC STYLES 4.1 Introduction The need of comparison of quasi-adiabatic logic styles was identified in the last chapter so that a contribution
More informationInternational Journal of Advance Engineering and Research Development. Review of Low Powered High Speed and Area Efficient Full Adders
Scientific Journal of Impact Factor (SJIF): 5.71 International Journal of Advance Engineering and Research Development Volume 5, Issue 02, February -2018 e-issn (O): 2348-4470 p-issn (P): 2348-6406 Review
More informationLow Power High Speed Differential Current Comparator
Low Power High Speed Differential Current Comparator Indrani Roy, Suman Biswas, B. S. Patro 2 M.Tech (VLSI & ES) Student, School of Electronics, KIIT University, Bhubaneswar, India Ph.D Scholar, School
More informationScalable and Synthesizable. Analog IPs
Scalable and Synthesizable Analog IPs Akira Matsuzawa Tokyo Institute of Technology Background and Motivation 1 Issues It becomes more difficult to obtain good analog IPs Insufficient design resources
More informationTwo Phase Clocked Adiabatic Static CMOS Logic and its Logic Family
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL., NO., MARCH, Two Phase Clocked Adiabatic Static CMOS Logic and its Logic Family Nazrul Anuar, Yasuhiro Takahashi, and Toshikazu Sekine Abstract This
More informationA 12-bit Hybrid DAC with Swing Reduced Driver
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 3, Issue 2 (Sep. Oct. 2013), PP 35-39 e-issn: 2319 4200, p-issn No. : 2319 4197 A 12-bit Hybrid DAC with Swing Reduced Driver Muneswaran Suthaskumar
More informationAnalysis and design of a low voltage low power lector inverter based double tail comparator
Analysis and design of a low voltage low power lector inverter based double tail comparator Surendra kumar 1, Vimal agarwal 2 Mtech scholar 1, Associate professor 2 1,2 Apex Institute Of Engineering &
More informationCHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS
70 CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS A novel approach of full adder and multipliers circuits using Complementary Pass Transistor
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationLow Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage
Low Power High Performance 10T Full Adder for Low Voltage CMOS Technology Using Dual Threshold Voltage Surbhi Kushwah 1, Shipra Mishra 2 1 M.Tech. VLSI Design, NITM College Gwalior M.P. India 474001 2
More information