CS8904 Quad 10Base-T Ethernet Transceiver Technical Reference Manual
|
|
|
- Leo Golden
- 6 years ago
- Views:
Transcription
1 CS8904 Quad 10Base-T Ethernet Transceiver Technical Reference Manual Version: 1.0 AN90REV1 January 2, 1997 To obtain technical application support, call (800) (from the US and Canada) or (from outside the US and Canada), and ask for CS8904 Application Support, or send an to: Crystal Semiconductor Corporation P.O. Box 17847, Austin, Texas (512) FAX: (512) http// Copyright Crystal Semiconductor Corporation 1997 (All Rights Reserved) JAN 97 AN90REV1 1
2 The information contained in this document is subject to change without notice. Crystal Semiconductor Corporation makes no warranty of any kind with regard to this material including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Crystal Semiconductor Corporation shall not be liable for errors contained herein or for incidental or consequential damages in connection with the furnishing, performance, or use of this material. This document contains information which is protected by copyright. All rights reserved. No part of this document may be photocopied, reproduced, or translated to another language without the prior written consent of Crystal Semiconductor Corporation. The following are trademarks of Crystal Semiconductor: StreamTransfer, PacketPage, and SMART Analog Other trademarks used in this Technical Reference Manual include: Ethernet is a registered trademark of Xerox Corp. Other product names may be trademarks of their respective companies. 2 AN90REV1
3 TABLE OF CONTENTS Introduction to the CS8904 Technical Reference Manual Typical Installation Evaluation Board Schematics, Bill of Materials, and Layer Plots Crystal Oscillator LED Drivers Base-T Interface V Operation Transformer Recommendations Using Multiple CS8904s with a Shared TxCLK Unused Ports Layout Considerations Clock Analog Signals Digital Signals Power...16 LIST OF FIGURES Figure 1. Port 0 Schematic...4 Figure 2. Port 1 Schematic...5 Figure 3. Port 2 Schematic...5 Figure 4. Port 3 Schematic...6 Figure 5. Power Supply Connections...6 Figure 6. Header Schematic (1 of 2)...6 Figure 7. Header Schematic (2 of 2)...7 Figure 8. EEB8904B Silkscreen...8 Figure 9. EEB8904B Component Side...9 Figure 10. EEB8904B Ground Plane...10 Figure 11. EEB8904B Power Plane...11 Figure 12. EEB8904B Solder Side...12 Figure 13. LED Circuit...13 Figure Base-T Interface Circuit...14 LIST OF TABLES Table 1. EEB8904 Bill of Materials...7 Table 2. Crystal Oscillator Requirements...13 Table 3. 10Base-T Components for +5.0V and +3.0V Operation...14 Table 4. Recommended Transformers...14 AN90REV1 3
4 INTRODUCTION TO THE CS8904 TECHNICAL REFERENCE MANUAL This Technical Reference Manual provides information that will be helpful in designing a board using the CS8904 quad transceiver. It is expected that the user of this technical reference manual will have a general knowledge of hardware design and Ethernet. Recommended sources of background information are: a) IEEE Std 802.3u-1995 (ISO/IEC :1996) CSMA/CD Access Method and Physical Layer Specifications b) IEEE Std 802.3u-1995 Supplement Clause 28 (Auto-Negotiation) c) Ethernet, Building a Communication Infrastructure, by Hegering and Lapple, Addison- Wesley, 1993, ISBN d) Netware Training Guide: Networking Technologies, by Debra Niedenmiller-Chaffis, New Riders Publishing, ISBN Typical Installation This section describes an example CS8904 implementation operating from a +5.0V power supply and using single-port RJ-45 connectors and magnetics. 1.1 Evaluation Board Schematics, Bill of Materials, and Layer Plots Figures 1 through 7 show the schematic for the CDB evaluation board. Figures 8 through 12 contain the layer plots of the 4-layer board. Table 1 lists the bill of materials used. Figure 1. Port 0 Schematic 4 AN90REV1
5 Figure 2. Port 1 Schematic Figure 3. Port 2 Schematic AN90REV1 5
6 Figure 5. Power Supply Connections Figure 4. Port 3 Schematic Figure 6. Header Schematic (1 of 2) 6 AN90REV1
7 Figure 7. Header Schematic (2 of 2) Item Reference # Description Qty Vendor Part Number 1 C5..C15 Capacitor, 0.1µF, SMT 0805, X7R 11 NIC NMC0805X7R104K2 2 C22, C29, C35, C42 Capacitor, 68pF, C315 4 Kemet C315C680J2G5CA 3 C1 Capacitor, 22µF, T350K 1 Kemet T350K226K035AS 4 C2, C20, C27, C33, C40 Capacitor, 0.1µF, C320 5 Kemet C320C104K5R5CA 5 R4, R5, R10, R11, R15, R16, Resistor, 24.3, 1%, 1/8W, TH 8 Transohm 271_24.3 R21, R22 6 R2, R3, R8, R9, R13, R14, Resistor, 49.9, 1%, 1/8W, TH 8 Transohm 271_49.9 R19, R20 7 R6, R12, R17, R23 Resistor, 680, 5%, 1/8W, TH 4 Transohm 271_680 8 RN1, RN2 Resistor, 4.70k, SIP 2 Bourns 4606X_101_472 9 R1 Resistor, 4.99k, 1%, 1/8W, TH 1 Transohm 271_4.99K 10 D1..D4 LED 4 DiaLight Y1 Crystal, MHz 1 M-Tron ATS J1..J4 Connector, RJ45, 8 pin 4 AMP T1..T4 Transformer, 2, 1:1, 1: DIP 4 Halo TD Q 14 HDR1..HDR6 Header Strips 44 AMP J5 Banana Jacks 1 Voltrex BK (Black) 16 J6 Banana Jacks 1 Voltrex R (Red) 17 U1 Ethernet Controller 1 Crystal CS8904 * C3, C4, C16, C17 Capacitor, 68pF, C315 0 * C18, C19, C21, C23..C26, Capacitor, 0.1µF, C320 0 C28, C30..C32, C34, C36..C39, C41, C43 * R7, R18 Resistor, 0 ohms, TH 0 * Not Loaded Table 1. EEB8904 Bill of Materials AN90REV1 7
8 Figure 8. EEB8904B Silkscreen 8 AN90REV1
9 Figure 9. EEB8904B Component Side AN90REV1 9
10 Figure 10. EEB8904B Ground Plane 10 AN90REV1
11 Figure 11. EEB8904B Power Plane AN90REV1 11
12 Figure 12. EEB8904B Solder Side 12 AN90REV1
13 1.2 Crystal Oscillator The clock to the CS8904 can be supplied by either a crystal or an external CMOS/TTL clock source. The crystal specifications are given in Table 2. The crystal should be connected between XTAL1 and XTAL2 (Pins 38 and 39 respectively) and should be placed as close as possible to the CS8904. If an external clock is used, it should be driven into XTAL1 (Pin 38), and XTAL2 (Pin 39) should be left floating (no connection). 1.3 LED Drivers The CS8904 has 4 LED drivers, one per port, to indicate Link Status. These are open-drain outputs. Figure 13 shows a typical LED implementation. In this example, when a link has been established, the CS8904 LED driver turns on, allowing current to flow in the LED/resistor chain, thus activing the LED. When the link is disconnected, the driver turns off, cutting the current through the LED. The use of an LED is optional. In systems that require use of the LINKLEDx signal, an external pull-up resistor is required. This signal is active low, that is, the output drives to a low voltage when the link is good. LINKLEDx Base-T Interface 680Ω Figure 13. LED Circuit +5V Figure 14 shows a typical 10Base-T interface. Transmit and receive lines from the CS8904 are routed to the RJ-45 jack through an isolation transformer. For +5.0V systems, this transformer has a turns ratio of 1:1 between the primary and secondary windings on the receive side (Rx+, Rx-) and 1:1.41 between the primary and secondary windings on the transmit side (Tx+, Tx-). A list of recommended transformers is given in Section 3.0. In Figure 14, the 0.1µF capacitors provide for common-mode filtering on the transmit and receive coils. The Rr resistors provide for impedance matching on the receive lines. The Rt resistors and the Ct capacitor provide impedance matching for the transmit lines. Parameters Min Typ Max Units Parallel Resonant Frequency MHz Resonant Frequency Error (C L = 18 pf) ppm Resonant Frequency Change over Operating Termperature ppm Crystal Capacitance pf Motional Crystal Capacitance pf Series Resistance Ω Table 2. Crystal Oscillator Requirements AN90REV1 13
14 CS : TRt TD + TXD + Rt Ct TXD µf TD - Rt 1 2 RJ RXD+ RXD- 0.1 µf Rr Rr 1 : TRr RD + RD Figure Base-T Interface Circuit V Operation When the CS8904 is operating from a +3.0V power supply, the 10Base-T interface is modified slightly. Namely, the turns ratio between the primary and secondary windings on the transmit isolation transformer must be changed from 1:1.41 to 1:2.5. The turns ratio between the primary and secondary windings on the receive side remain 1:1. Additionally, the values for the impedance matching components change as well. These changes are summarized in Table 3. Parameter +5.0 V +3.0 V TRt 1:1.41 1:2.5 TRr 1:1 1:1 Rr 49.9 Ω 49.9 Ω Rt 24.3 Ω 8 Ω Ct 68 pf 560 pf Table 3. 10Base-T Components for +5.0V and +3.0V Operation 3.0 Transformer Recommendations Table 4 lists manufacturers and part numbers for transformers suitable for use with the CS8904 in +5.0V systems. Vendor CMC? Through-hole Surface-mount Single-Port Transformers Halo N TD Q TG N1 Y TD K TG N Pulse N PE PE Y PE PE Valor N PT4069 ST7011 Y PT4068 ST7010 Quad-Port Transformers Halo N TG NX Y TG NX Pulse N PE Y PE Valor N ST Y ST Table 4. Recommended Transformers 14 AN90REV1
15 4.0 Using Multiple CS8904s with a Shared TxCLK When the connecting a set of CS8904s to a MAC having a single TxCLK input, some design considerations must be met: 1. All CS8904s must operate from the same clock source. 2. A shared hardware RESET signal must be applied to all CS8904 s after power-up. 3. The TxCLK signal should be taken from exactly one CS8904 and routed to the TxCLK input on the media access controller. TxCLKs on the other CS8904 s should be left unconnected. 5.0 Unused Ports Ports that are not used in the system (those that have no external RJ-45 connection) should be configured as follows: 1. LOOPx should be asserted (polarity depends on MODE pins). 2. TxENBLx should be deasserted (polarity depends on MODE pins). 3. AUTOSELx, DUPSELx, and TxDATAx should all be tied high. 4. Tx+/Tx- should be left floating (no connection). 5. Rx+/Rx- should be tied together. 6.0 Layout Considerations The CS8904 is a mixed-signal device, that is, it implements both sensitive analog circuitry and digital control and preprocessing circuitry on a single chip. The mixed-signal nature of the device makes it sensitive to component placement and routing. Below is a checklist of guidelines system designers should follow in laying out a printed circuit board. 6.1 Clock If the clock is supplied by an 20 Mhz crystal, that crystal should be placed on the component side of the board close to XTAL1 and XTAL2 (within one inch). Crystal traces should be short and should contain no vias. If the clock is supplied by an external CMOS/TTL source, the traces should be as short as possible. 6.2 Analog Signals The 4.99 KΩ biasing resistor should be placed close to pins 15 (AVSS0) and 16 (RES). The connection between the biasing resistor and AVSS0 should be made with a short trace. The isolation transformers should be placed as close as possible to the RJ-45 connectors. If common-mode chokes are employed, they must be placed on the RJ-45 side of the isolation transformers. Traces in the 10Base-T signal path, those leading from Rx+/Rx-, Tx+/Tx- on the CS8904 through the isolation transformer and out to the RJ-45 jack, should be direct and short. The trace width on the receive traces should be at least 25 mills (50 Ω characteristic impedance at 10 Mhz) and the trace width on the transmit traces should be at least 100 mills wide (25 Ω characteristic impedance at 10 MHz). Particular care should be taken to match the characteristic impedance of each transmit trace to the value of Rt (in Figure 14). For a +5.0V, 2-layer board using FR-4 laminate with a thickness of , two 100 mill traces w/ ground plane underneath yield a characteristic impedance that approximately matches Rt. Route each differential signal pair for the transmit lines and the receive lines adjacently. For example, the trace leading from Rx+ should be routed parallel to the trace leading from Rx-. Additionally, special care should be taken to ensure that these traces have the same length. Add either "ground shield" traces or use ground AN90REV1 15
16 plane fill around each transmitter s differential signal pair. For example, the traces GND, Tx+, Tx-, GND, form a shielded differential signal pair. If the ground shield traces are used, they should be stitched, or tied to the groundplane periodically along their length. Figure 9 shows an example of using ground shielding traces on the transmit lines. The use of ground plane fill on all trace layers is strongly recommended. 6.3 Digital Signals Digital signals, particularly the MAC data signals (RxCLK, RxDATA, CD, TxCLK, TxDA- TA, TxENBL), should not be routed under the CS8904 and should be kept as far as possible from the analog traces. 6.4 Power Each power supply pin should be decoupled by its own small-valued (0.1µF or 0.01µF) decoupling capacitor. Each of these capacitors should be placed as close as possible to the power supply pins they decouple. Power supply traces, as well as traces to the decoupling capacitors, should typically be as wide as possible 16 AN90REV1
CMT2300AW Schematic and PCB Layout Design Guideline
AN141 CMT2300AW Schematic and PCB Layout Design Guideline Introduction This document is the CMT2300AW Application Development Guideline. It will explain how to design and use the CMT2300AW schematic and
AN 13.9 Migrating from the LAN83C183 10/100 PHY to the LAN83C185 10/100 PHY
AN 13.9 Migrating from the LAN83C183 10/100 PHY to the LAN83C185 10/100 PHY 1 Introduction 1.1 Overview This application note discusses how to migrate from an existing design using the SMSC LAN83C183 PHY
PCI-EXPRESS CLOCK SOURCE. Features
DATASHEET ICS557-01 Description The ICS557-01 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 100 MHz in a small 8-pin SOIC package.
Connecting a Neuron 5000 Processor to an External Transceiver
@ Connecting a Neuron 5000 Processor to an External Transceiver March 00 LonWorks Engineering Bulletin The Echelon Neuron 5000 Processor provides a media-independent communications port that can be configured
MK2705 AUDIO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2705 Description The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal.
ICS PCI-EXPRESS CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS557-0 Description The ICS557-0 is a clock chip designed for use in PCI-Express Cards as a clock source. It provides a pair of differential outputs at 00 MHz in a small 8-pin SOIC package.
ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-51 Description The ICS180-51 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
Single chip 433MHz RF Transceiver
Single chip 433MHz RF Transceiver RF0433 FEATURES True single chip FSK transceiver On chip UHF synthesiser, 4MHz crystal reference 433MHz ISM band operation Few external components required Up to 10mW
433MHz Single Chip RF Transmitter
433MHz Single Chip RF Transmitter nrf402 FEATURES True single chip FSK transmitter Few external components required On chip UHF synthesiser No set up or configuration 20kbit/s data rate 2 channels Very
CMT211xA Schematic and PCB Layout Design Guideline
AN101 CMT211xA Schematic and PCB Layout Design Guideline 1. Introduction The purpose of this document is to provide the guidelines to design a low-power CMT211xA transmitter with the maximized output power,
Maxim Integrated Products 1
19-2888; Rev 0; 5/03 General Description The MAX2055 evaluation kit (EV kit) simplifies the evaluation of the MAX2055 high-linearity, digitally controlled, variable-gain analog-to-digital converter (ADC)
PT7C4502 PLL Clock Multiplier
Features Low cost frequency multiplier Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of 4-50 MHz Output clock frequencies up to 180 MHz Period jitter 50ps (100~180MHz)
2. Design Recommendations when Using EZRadioPRO RF ICs
EZRADIOPRO LAYOUT DESIGN GUIDE 1. Introduction The purpose of this application note is to help users design EZRadioPRO PCBs using design practices that allow for good RF performance. This application note
PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration
Product Features ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz input frequency ÎÎHCSL outputs, 0.7V Current mode differential pair ÎÎJitter 60ps cycle-to-cycle (typ) ÎÎSpread of ±0.5%,
PT7C4511. PLL Clock Multiplier. Features. Description. Pin Configuration. Pin Description
Features Zero ppm multiplication error Input crystal frequency of 5-30 MHz Input clock frequency of - 50 MHz Output clock frequencies up to 200 MHz Peak to Peak Jitter less than 200ps over 200ns interval
CMT2210A Schematic and PCB Layout Design Guideline
AN107 CMT2210A Schematic and PCB Layout Design Guideline 1. Introduction The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high sensitivity CMT2210A
REV CHANGE DESCRIPTION NAME DATE. A Release B Added QuickCheck Pinout Table
REV CHANGE DESCRIPTION NAME DATE A Release 6-24-03 B Added QuickCheck Pinout Table 8-28-03 C Added Required External Pull-ups, nldev Clarification, New Logo 5-24-04 D Clarified Crystal Circuit Requirements
RoHS Compliant 1310 nm Multi-mode Transceiver 2 5, LC Duplex Connector, 3.3 V 155 Mbps ATM/SONET OC-3/SDH STM-1/Fast Ethernet
Features Low power consumption Industry standard 2 5 footprint LC duplex connector Single power supply 3.3 V Differential LVPECL inputs and outputs Class 1 laser product complies with EN 60825-1 Ordering
Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz
PT7C4512 Features Description Zero ppm multiplication error This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz generate a high quality, high frequency clock outputs
RoHS compliant 850 nm Multi-mode Transceiver (1000BASE-SX) 2 5, LC Duplex Connector, 3.3 V Gbd Fiber Channel/1.25 Gigabit Ethernet
Features RoHS compliant Compliant with IEEE 802.3z Gigabit Ethernet standard Compliant with Fiber Channel standard Industry standard 2 5 footprint LC duplex connector Single power supply 3.3V Class 1 laser
ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0
LVDS Flow Through Evaluation Boards LVDS47/48EVK Revision 1.0 January 2000 6.0.0 LVDS Flow Through Evaluation Boards 6.1.0 The Flow Through LVDS Evaluation Board The Flow Through LVDS Evaluation Board
2 TO 4 DIFFERENTIAL CLOCK MUX ICS Features
DATASHEET 2 TO 4 DIFFERENTIAL CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the two differential
PHY Layout APPLICATION REPORT: SLLA020. Ron Raybarman Burke S. Henehan 1394 Applications Group
PHY Layout APPLICATION REPORT: SLLA020 Ron Raybarman Burke S. Henehan 1394 Applications Group Mixed Signal and Logic Products Bus Solutions November 1997 IMPORTANT NOTICE Texas Instruments (TI) reserves
User s Manual ISL15102IRZ-EVALZ. User s Manual: Evaluation Board. Industrial Analog and Power
User s Manual ISL1512IRZ-EVALZ User s Manual: Evaluation Board Industrial Analog and Power Rev. Nov 217 USER S MANUAL ISL1512IRZ-EVALZ Evaluation Board UG151 Rev.. 1. Overview The ISL1512IRZ-EVAL board
DESIGNATION QTY DESCRIPTION
19-2686; Rev 1; 2/04 MAX2027 Evaluation Kit General Description The MAX2027 evaluation kit (EV kit) simplifies the evaluation of the MAX2027 high-linearity, digitally controlled, variable-gain amplifier.
ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS180-01 Description The ICS180-01 generates a low EMI output clock from a clock or crystal input. The device uses IDT s proprietary mix of analog and digital Phase Locked Loop (PLL) technology
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
MK VCXO-BASED FRAME CLOCK FREQUENCY TRANSLATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET MK2059-01 Description The MK2059-01 is a VCXO (Voltage Controlled Crystal Oscillator) based clock generator that produces common telecommunications reference frequencies. The output clock is
LM2462 Monolithic Triple 3 ns CRT Driver
LM2462 Monolithic Triple 3 ns CRT Driver General Description The LM2462 is an integrated high voltage CRT driver circuit designed for use in color monitor applications. The IC contains three high input
MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
REV CHANGE DESCRIPTION NAME DATE. A Release B Various Pin Name Changes C Added EEPROM_SIZE_x Pull-up/Pull-down Details
REV CHANGE DESCRIPTION NAME DATE A Release 8-07-07 B Various Pin Name Changes 12-20-07 C Added EEPROM_SIZE_x Pull-up/Pull-down Details 6-27-08 Any assistance, services, comments, information, or suggestions
MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-01 Description The MK1714-01 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread spectrum designed to generate high frequency clocks
MK SPREAD SPECTRUM MULTIPLIER CLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET MK1714-02 Description The MK1714-02 is a low cost, high performance clock synthesizer with selectable multipliers and percentages of spread designed to generate high frequency clocks with low
LM2412 Monolithic Triple 2.8 ns CRT Driver
Monolithic Triple 2.8 ns CRT Driver General Description The is an integrated high voltage CRT driver circuit designed for use in high resolution color monitor applications. The IC contains three high input
ICS1885. High-Performance Communications PHYceiver TM. Integrated Circuit Systems, Inc. General Description. Pin Configuration.
Integrated Circuit Systems, Inc. ICS1885 High-Performance Communications PHYceiver TM General Description The ICS1885 is designed to provide high performance clock recovery and generation for either 25.92
Intel 82566/82562V Layout Checklist (version 1.0)
Intel 82566/82562V Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Ethernet Controller Obtain the most recent product documentation
MK VCXO AND SET-TOP CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET MK2771-16 Description The MK2771-16 is a low-cost, low-jitter, high-performance VCXO and clock synthesizer designed for set-top boxes. The on-chip Voltage Controlled Crystal Oscillator accepts
ICS NETWORKING CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The generates four high-quality, high-frequency clock outputs. It is designed to replace multiple crystals and crystal oscillators in networking applications. Using ICS patented Phase-Locked
SA60. H-Bridge Motor Driver/Amplifiers SA60
H-Bridge Motor Driver/Amplifiers FEATURES LOW COSOMPLETE H-BRIDGE SELF-CONTAINED SMART LOWSIDE/ HIGHSIDE DRIVE CIRCUITRY WIDE SUPPLY RANGE: UP TO 8V A CONTINUOUS OUTPUT ISOLATED CASE ALLOWS DIRECT HEATSINKING
RoHS compliant 1310 nm Single-mode Transceiver (10km) 1 9, ST Duplex Connector, 3.3 V/5V Gbd Fiber Channel/1.25 Gigabit Ethernet
Features Compliant with IEEE 802.3z Gigabit Ethernet standard Compliant with Fiber Channel standard Industry standard 1 9 footprint ST duplex connector Single power supply 3.3 V/5V Differential LVPECL/PECL
RoHS compliant 1310 nm Single-mode Transceiver (1000BASE-LX) 2 5, LC Duplex Connector, 3.3 V Gbd Fiber Channel/1.25 Gigabit Ethernet
Features RoHS compliant Compliant with IEEE 802.3z Gigabit Ethernet standard Compliant with Fiber Channel standard Industry standard 2 5 footprint LC duplex connector Single power supply 3.3V Compatible
UHF RFID Micro Reader Reference Design Hardware Description
Application Micro Note Reader Reference Design AS399x UHF RFID Reader ICs UHF RFID Micro Reader Reference Design Hardware Description Top View RF Part Bottom View RF Part www.austriamicrosystems.com/rfid
APPLICATION NOTE. ATA6629/ATA6631 Development Board V2.2 ATA6629/ATA6631. Introduction
APPLICATION NOTE ATA6629/ATA6631 Development Board V2.2 ATA6629/ATA6631 Introduction The development board for the Atmel ATA6629/ATA6631 (ATA6629-EK, ATA6631-EK) is designed to give users a quick start
PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)
PCIe.0 Clock Generator with HCSL Outputs for Automotive Applications Features ÎÎPCIe.0 compliant à à Phase jitter -.1ps RMS (typ) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal
ICS LOW EMI CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET
DATASHEET ICS10-52 Description The ICS10-52 generates a low EMI output clock from a clock or crystal input. The device uses ICS proprietary mix of analog and digital Phase-Locked Loop (PLL) technology
ICS CLOCK MULTIPLIER AND JITTER ATTENUATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2059-02 Description The ICS2059-02 is a VCXO (Voltage Controlled Crystal Oscillator) based clock multiplier and jitter attenuator designed for system clock distribution applications. This
Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE Device
NXP Semiconductors Document Number: AN5377 Application Note Rev. 2, Hardware Design Considerations for MKW41Z/31Z/21Z BLE and IEEE 802.15.4 Device 1. Introduction This application note describes Printed
ICS660 DIGITAL VIDEO CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS660 Description The ICS660 provides clock generation and conversion for clock rates commonly needed in digital video equipment, including rates for MPEG, NTSC, PAL, and HDTV. The ICS660 uses
LM V Monolithic Triple Channel 15 MHz CRT DTV Driver
220V Monolithic Triple Channel 15 MHz CRT DTV Driver General Description The is a triple channel high voltage CRT driver circuit designed for use in DTV applications. The IC contains three high input impedance,
Features VDD. PLL Clock Synthesis and Spread Spectrum Circuitry GND
DATASHEET ICS7151 Description The ICS7151-10, -20, -40, and -50 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
Ethernet Coax Transceiver Interface
1CY7B8392 Features Compliant with IEEE802.3 10BASE5 and 10BASE2 Pin compatible with the popular 8392 Internal squelch circuit to eliminate input noise Hybrid mode collision detect for extended distance
ICS CLOCK SYNTHESIZER FOR PORTABLE SYSTEMS. Description. Features. Block Diagram PRELIMINARY DATASHEET
PRELIMINARY DATASHEET ICS1493-17 Description The ICS1493-17 is a low-power, low-jitter clock synthesizer designed to replace multiple crystals and oscillators in portable audio/video systems. The device
PART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC
19-1331; Rev 1; 6/98 EVALUATION KIT AVAILABLE Upstream CATV Driver Amplifier General Description The MAX3532 is a programmable power amplifier for use in upstream cable applications. The device outputs
Intel Schematic Checklist (version 1.2)
Intel 82566 Schematic Checklist (version 1.2) Project Name Fab Revision Date Designer Intel Contact Reviewer NOTE: Do not use with dual footprint designs. SECTION CHECK ITEMS REMARKS DONE General Obtain
Features. Micrel Inc Fortune Drive San Jose, CA USA tel +1 (408) fax + 1 (408)
Low Power, 1.62V to 3.63V, 10MHz to 40MHz, 1:2 Oscillator Fanout Buffer Revision 2.0 General Description The is an advanced oscillator fanout buffer design for high performance, low-power, small form-factor
ICS OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS. Description. Features (all) Features (specific) DATASHEET
DATASHEET ICS552-01 Description The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate
MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
DEMO MANUAL DC2473A LTC6419 Dual Differential Amplifier/ADC Driver DESCRIPTION
DESCRIPTION Demonstration circuit 7A features the LTC 9 Dual Differential Amplifier/ADC Driver. It incorporates a variety of passive components to support configurations for varied applications. These
FemtoClock Crystal-to-LVDS Clock Generator
FemtoClock Crystal-to-LDS Clock Generator 844021-01 DATA SHEET GENERAL DESCRIPTION The 844021-01 is an Ethernet Clock Generator. The 844021-01 uses an 18pF parallel resonant crystal over the range of 24.5MHz
Features VDD 2. 2 Clock Synthesis and Control Circuitry. Clock Buffer/ Crystal Oscillator GND
DATASHEET Description The is a low cost, low jitter, high performance clock synthesizer for networking applications. Using analog Phase-Locked Loop (PLL) techniques, the device accepts a.5 MHz or 5.00
IsoLoop Isolated QSOP CAN Transceiver Evaluation Board
IsoLoop Isolated QSOP CAN Transceiver Evaluation Board Board No.: IL41050-1-01 About This Evaluation Board This Evaluation Board provides a complete isolated CAN node using the world s smallest isolated
ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
MULTI-DDC112 BOARD DESIGN
MULTI-C BOARD DESIGN By Jim Todsen and Dave Milligan The C is capable of being daisy chained for use in systems with a large number of channels. To help in designing such a system, this application note
RB01 Development Platform Hardware
Qualcomm Technologies, Inc. RB01 Development Platform Hardware User Guide 80-YA116-13 Rev. A February 3, 2017 Qualcomm is a trademark of Qualcomm Incorporated, registered in the United States and other
MK3711 LOW COST 8 TO 16 MHZ 3.3 VOLT VCXO. Features. Description. Block Diagram DATASHEET
DATASHEET MK3711 Description The MK3711D is a drop-in replacement for the original MK3711S device. Compared to these earlier devices, the MK3711D offers a wider operating frequency range and improved power
Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2335
Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2335 FEATURES Single-ended and differential input capability User-friendly interface connection Optimized EMI suppression filter assembled
3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions
3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions Contents 1.0 Purpose....................................... 1 2.0 Development Kits..................................
The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high
1. Introduction The purpose of this document is to provide the guidelines to design a low power consumption, low BOM and high sensitivity CMT2210A Receiver. 2. CMT2210A Schematics Guidelines The CMT2210A
Hardware Design Considerations
the world's most energy friendly microcontrollers Hardware Design Considerations AN0002 - Application Note Introduction This application note is intended for system designers who require an overview of
MK LOW PHASE NOISE T1/E1 CLOCK GENERATOR. Features. Description. Block Diagram DATASHEET. Pullable Crystal
DATASHEET LOW PHASE NOISE T1/E1 CLOCK ENERATOR MK1581-01 Description The MK1581-01 provides synchronization and timing control for T1 and E1 based network access or multitrunk telecommunication systems.
nrf905-evboard nrf905 Evaluation board PRODUCT SPECIFICATION GENERAL DESCRIPTION
nrf905 Evaluation board nrf905-evboard GENERAL DESCRIPTION This document describes the nrf905-evboard and its use with the Nordic Semiconductor nrf905 Single Chip 433/868/915MHz RF Transceiver. nrf905-
LOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
Adaptive Cable Equalizer for IEEE 1394b
EQCO400T Features Adaptive Cable Equalizer for IEEE 1394b Functional Description Multi-Rate Adaptive Equalization Supports IEEE 1394b - S400, S200 and S100 data rates Seamless connection with compliant
Application Note 58 Crystal Considerations with Dallas Real Time Clocks
Application Note 58 Crystal Considerations with Dallas Real Time Clocks Dallas Semiconductor offers a variety of real time clocks (RTCs). The majority of these are available either as integrated circuits
Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM2304
Evaluation Board for Filterless Class-D Audio Amplifier EVAL-SSM04 FEATURES Highly configurable DIP switch settings: input configuration, coupling methods, and shutdown control Optional dc power supply
Atmel ATA6629/ Atmel ATA6631 Development Board V2.2. Application Note. Atmel ATA6629/ATA6631 Development Board V
Atmel ATA6629/ATA6631 Development Board V2.2 1. Introduction The development board for the Atmel ATA6629/ATA6631 (ATA6629-EK, ATA6631-EK) is designed to give users a quick start using these ICs and prototyping
MK2703 PLL AUDIO CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET MK2703 Description The MK2703 is a low-cost, low-jitter, high-performance PLL clock synthesizer designed to replace oscillators and PLL circuits in set-top box and multimedia systems. Using IDT
PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram
Features ÎÎPCIe 3.0 compliant à à PCIe 3.0 Phase jitter - 0.45ps RMS (High Freq. Typ.) ÎÎLVDS compatible outputs ÎÎSupply voltage of 3.3V ±10% ÎÎ5MHz crystal or clock input frequency ÎÎHCSL outputs, 0.8V
NB3N502/D. 14 MHz to 190 MHz PLL Clock Multiplier
4 MHz to 90 MHz PLL Clock Multiplier Description The NB3N502 is a clock multiplier device that generates a low jitter, TTL/CMOS level output clock which is a precise multiple of the external input reference
Features. Applications SOT-23-5
135MHz, Low-Power SOT-23-5 Op Amp General Description The is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply current,
ICS511 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS511 Description The ICS511 LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
MAX1002/MAX1003 Evaluation Kits
9-50; Rev 0; 6/97 MAX00/MAX00 Evaluation Kits General Description The MAX00/MAX00 evaluation kits (EV kits) simplify evaluation of the 60Msps MAX00 and 90Msps MAX00 dual, 6-bit analog-to-digital converters
PI6LC48P Output LVPECL Networking Clock Generator
Features ÎÎFour differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 156.25MHz, 125MHz, 62.5MHz
1000BASE-T1 EMC Test Specification for Common Mode Chokes
IEEE 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Author & Company Dr. Bernd Körber, FTZ Zwickau Title 1000BASE-T1 EMC Test Specification for Common Mode Chokes Version 1.0 Date
Low-Jitter, Precision Clock Generator with Two Outputs
19-2456; Rev 0; 11/07 E V A L U A T I O N K I T A V A I L A B L E Low-Jitter, Precision Clock Generator Ethernet Networking Equipment General Description The is a low-jitter precision clock generator optimized
Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 8
Low Jitter and Power Clock Generator with SSCG Key Features Low power dissipation - 13.5mA-typ CL=15pF - 18.0mA-max CL=15pF 3.3V +/-10% power supply range 27.000MHz crystal or clock input 27.000MHz REFCLK
PI6LC48P0201A 2-Output LVPECL Networking Clock Generator
Features ÎÎTwo differential LVPECL output pairs ÎÎSelectable crystal oscillator interface or LVCMOS/LVTTL single-ended clock input ÎÎSupports the following output frequencies: 62.5MHz, 125MHz, 156.25MHz
User s Manual ISL71218MEVAL1Z. User s Manual: Evaluation Board. High Reliability Space
User s Manual ISL71218MEVAL1Z User s Manual: Evaluation Board High Reliability Space Rev. Aug 217 USER S MANUAL ISL71218MEVAL1Z Evaluation Board UG139 Rev.. 1. Overview The ISL71218MEVAL1Z evaluation platform
400 MHz to 4000 MHz ½ Watt RF Driver Amplifier ADL5324
Data Sheet FEATURES Operation from MHz to MHz Gain of 14.6 db at 21 MHz OIP of 4.1 dbm at 21 MHz P1dB of 29.1 dbm at 21 MHz Noise figure of.8 db Dynamically adjustable bias Adjustable power supply bias:.
DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO
1.GHz to 2.GHz Receiver Front End FEATURES 1.V to 5.25V Supply Dual LNA Gain Setting: +13.5dB/ db at Double-Balanced Mixer Internal LO Buffer LNA Input Internally Matched Low Supply Current: 23mA Low Shutdown
DS275S. Line-Powered RS-232 Transceiver Chip PIN ASSIGNMENT FEATURES ORDERING INFORMATION
Line-Powered RS-232 Transceiver Chip FEATURES Low power serial transmitter/receiver for battery-backed systems Transmitter steals power from receive signal line to save power Ultra low static current,
EVAL-RHF310V1. EVAL-RHF310V1 evaluation board. Features. Description
evaluation board Data brief Features Mounted Engineering Model RHF310K1: Rad-hard, 120 MHz, operational amplifier (see RHF310 datasheet for further information) Mounted components (ready-to-use) Material:
MPC5606E: Design for Performance and Electromagnetic Compatibility
Freescale Semiconductor, Inc. Document Number: AN5100 Application Note MPC5606E: Design for Performance and Electromagnetic Compatibility by: Tomas Kulig 1. Introduction This document provides information
MGA GHz 3 V, 17 dbm Amplifier. Data Sheet. Features. Description. Applications. Surface Mount Package. Simplified Schematic
MGA-853.1 GHz 3 V, 17 dbm Amplifier Data Sheet Description Avago s MGA-853 is an economical, easy-to-use GaAs MMIC amplifier that offers excellent power and low noise figure for applications from.1 to
ISM Band FSK Receiver IC ADF7902
ISM Band FSK Receiver IC FEATURES Single-chip, low power UHF receiver Companion receiver to ADF7901 transmitter Frequency range: 369.5 MHz to 395.9 MHz Eight RF channels selectable with three digital inputs
ILI2117 Capacitive Touch Controller
ILI2117 ILI2117 Capacitive Touch Controller Datasheet Version: V1.01 Release Date: SEP. 09,2015 ILI TECHNOLOGY CORP. 8F, No.38, Taiyuan St., Jhubei City, Hsinchu County 302, Taiwan, R.O.C Tel.886-3-5600099;
4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002
4 GHz to 18 GHz Divide-by-8 Prescaler ADF5002 FEATURES Divide-by-8 prescaler High frequency operation: 4 GHz to 18 GHz Integrated RF decoupling capacitors Low power consumption Active mode: 30 ma Power-down
HDSL/MDSL ANALOG FRONT END
E HDSL/MDSL ANALOG FRONT END FEATURES COMPLETE ANALOG INTERFACE T1, E1, AND MDSL OPERATION CLOCK SCALEABLE SPEED SINGLE CHIP SOLUTION +5V ONLY (5V OR 3.3V DIGITAL) 250mW POWER DISSIPATION 48-PIN SSOP 40