AN oscilloscope is a measurement tool for analog waveforms
|
|
- Maria Woods
- 5 years ago
- Views:
Transcription
1 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY Loss Waveform Interval for the Data Buffering of a Multiple-Channel Microcomputer-Based Oscilloscope System Ying-Wen Bai and Hong-Gi Wei Abstract Microcomputer-based oscilloscope instruments have been developed recently because they can easily process, store, and transmit various measured signals with the help of computers. Although this type of oscilloscope is workable and available, at the present time, we still do not know too much about the quantitative relationships with respect to the system bandwidth, the buffer size, the channel numbers, and the loss waveform interval in the data buffering mechanism of an asynchronous microcomputer-based oscilloscope. In this paper, we propose a modified queueing model for the quantitative analysis of these relationships. The primary results from this model and the measurement of the experimental system show the higher the required bandwidth, the higher the loss of the waveform interval for the measured signals. Fortunately, our oscilloscope is used to measure repetitive periodic waveforms, so the loss waveform intervals due to state transition will not cause any serious problem from a steady-state point of view. Index Terms Data buffer, loss waveform interval, microcomputer, oscilloscope, queueing model. I. INTRODUCTION AN oscilloscope is a measurement tool for analog waveforms and is used to verify the design of electronic circuits. Over the past few decades, numerous researchers have been refining different aspects of this machine in order to improve the functions of oscilloscopes. One of these proposed improvements is to digitize analog waveforms and to store the sampled signal for further processing by computers. However, due to the speed limitation of the sampling circuits, data buffers, and I/O channels of a microcomputer system, the bandwidth of a microcomputer-based oscilloscope can be very limited. Fortunately, because of the progress of VLSI technology, the sampling rate of sampling circuits can extend beyond several gigaheartz. In addition, the speed of data buffers has increased to a couple of hundred megaheartz. However, the speed of an I/O channel of a microcomputer system can still be a bottleneck from a continuous data flow point of view, although the speed of I/O channels can reach several hundred khz [1] [5]. In recent years, a couple of new technologies have been investigated: 1) high-speed A/D conversion; 2) a combination of both high-speed and a huge amount of signal data buffering; and 3) Manuscript received June 15, 2002; revised May 26, Y.-W. Bai is with the Department of Electronic Engineering, Fu-Jen Catholic University, Taipei 242, Taiwan, R.O.C. ( bai@ee.fju.edu.tw). H.-G. Wei is with the Institute for Industrial Technology Research, Hsin Chu, 310 Taiwan, R.O.C. ( Honggi@itri.org.tw). Digital Object Identifier /TIM high-speed synchronous signal data input technology. Most of these technologies have been substantially improved year by year. However, the speed of the microcomputer is slower than that of signal data buffering. Therefore, most microcomputers only attain data acquisition with the use of a synchronously controlled mechanism [6] [12]. In view of the multiple functions of microcomputers, in this paper, we have assumed that the state transition of the subsystems that occur independently of each other provides an asynchronous operation for data acquisition by the microcomputers. However, this result is not the case with regularly spaced sample acquisitions [13] [15]. From the previous observation of the speed comparison of major modules of a microcomputer-based oscilloscope, we have learned that either one must specify the lowest bandwidth of all modules as the bandwidth of the whole digital oscilloscope system, or avoid the bandwidth limitation by tolerating the existence of waveform loss mechanisms. When the speed of I/O channels is slower than that of the arriving data from a sampled signal, part of the waveform is neglected, causing waveform loss as a result of the overflow of the data buffer while the data are fed into the microcomputer. If the measured signals are periodic, then the missing part of a waveform is just an interval of the repetitive parts of waveforms. Therefore, the lost waveform would not cause a serious distortion in signal amplitude. Thus, in this paper, we propose a modified queueing model, using the random signal sampling method in order to model and estimate the loss probability of the sampled data to feed into the data buffer while the microcomputer services other tasks simultaneously. In addition, by the transforming of the data loss probability into the relationship of stored and lost waveform intervals of the measured signals, we can estimate the bandwidth limitation for an individual module, which causes the length of waveform loss. Conclusively, the primary results from the queueing model reveal the relationship between the missing intervals of the measured waveforms and the bandwidth difference among the different modules of a microcomputer-based oscilloscope system [16] [18]. The rest of this paper is organized as follows. In Section II, the multiple-channel microcomputer-based oscilloscope system and its modified queueing model used to analyze the characteristics of the data buffering are described. In Section III, the estimation of the various waveform-missing intervals is discussed. In Section IV, the measurement of an experimental platform for the microcomputer-based oscilloscope system is presented. Section V draws conclusions /$ IEEE
2 46 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY 2005 Fig. 1. Multiple-channel with an A/D converter sampling architecture. Fig. 3. Modified M=M=1=N queueing model for the data buffering in a microcomputer-based oscilloscope system. Fig. 2. Multiple-channel utilizing more than two A/D converter sampling architecture. II. MULTIPLE-CHANNEL MICROCOMPUTER-BASED OSCILLOSCOPE AND MODIFIED QUEUEING MODEL FOR DATA BUFFERING Generally speaking, the multiple-channel system architecture can be divided into two parts. One part contains an analog-todigital (A/D) converter and the other part contains more than two A/D converters. Fig. 1 shows a multiple-channel with an A/D converter sampling architecture. In Fig. 1, each channel inputs an analog multiplexer and outputs a selected channel, which then reaches an A/D converter to receive the sampled signal in a digital format. The data from the sampled signal are temporarily stored in a fast first-in first-out (FIFO) data buffer. This is an example of one-time sampling. For the next sampling, we can select the same channel and then sample again. We also can use a counter to select the next channel and sample the next analog channel. We can attain, scan, and sample all signals both reiteratively and alternately. If we use M channels, we only have a sample rate of CLK per channel. This architecture is similar to each channel and contains each A/D but each A/D only has a sample rate of CLK. Therefore, Fig. 2 shows a multiple-channel with the above two A/D converters architecture for a microcomputer-based oscilloscope system. In Fig. 2, the original signals, and are inputted to the wide-band amplifier and then connected with an analog to a digital conversion module to receive the sampled signal and in a digital format. The data from the sampled signal is temporarily stored in a FIFO data buffer and then alternately read into a microcomputer to be stored as a computer data file. The data can then be processed by the use of curve-fitting algorithms and displayed in its final form. As a result of the speed difference between the arrival rate and the service rate of the data buffer in Fig. 2, some arrival data may be lost if the data buffer is filled up and the service rate is not fast enough. Therefore, the data loss in the data buffer can cause the measured waveform loss. In this section, we use Fig. 4. Fig. 5. Equivalent M=M=1=N queueing model for M single data buffering. State diagram of a M=M=1=N queue. a modified queueing model for data buffering to estimate the data loss probability due to the speed difference between the data arrival rate and the data service rate of the data buffer as shown in Fig. 3, [16] [18]. For the simplicity of representation, we set, and. There are a couple of ways to analyze the modified queueing model shown in Fig. 3. A simple way, which we propose in this paper, is to separate the service rate of the server into an fraction of service rates. The equivalent queueing model is shown in Fig. 4 where the single data buffer is working independently. Because of the independent operations of the dual data buffer, the single queues can be analyzed separately. In order to analyze a queue in Fig. 4, we use the state diagram as shown in Fig. 5 to find out the state probability for state 0 through state. Let, denote the state probability that there are data in the data buffer. According to on the state probability model of a stationary nontime-varying system, the rateequality principle yields the set of balanced equations shown at the bottom of the next page. The argument for state 0 in the queue is that there are no data in the buffer. In other words, in state 0, the process will leave only via an arrival (which occurs at rate ) and, hence,
3 BAI AND WEI: DATA BUFFERING OF A MULTIPLE-CHANNEL MICROCOMPUTER-BASED OSCILLOSCOPE SYSTEM 47 Fig. 6. Data loss probability of the data buffer. the rate at which the process leaves state 0 is. On the other hand, the rate at which the process can enter state 0 is. Rewriting the preceding system of equations we get Fig. 7. Measured and loss waveform intervals in a dual measured signal. which when solved in terms of, yields Fig. 8. Ratio between the loss and the measured waveform intervals. By using the fact that, we obtain,. (1) Note that in this case, there is no need to impose the condition that. The queue size or the buffer size, by
4 48 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY 2005 Fig. 9. Hardware block diagram of the multiple-channel microcomputer-based oscilloscope system. definition, is constant so there is no possibility of any increase [16] [18]. When the queue is in state, the arriving data will not enter the queue or the data buffer, so the sampled data of the measured data in this interval will be discarded. In particular, the probability that the queue is full is which should be the same as the probability of blocking: the probability that the signal data are turned away and not accepted by the data buffer. In other words, is the data loss probability. (2) Fig. 5 shows the characteristics of (2). If we assume the utilization, then we can obtain Fig. 6, in which the data loss probability increases with the increase in utilization. The data loss probability also increases when the size of the data buffer decreases. Therefore, to reduce the data loss probability, one can reduce the utilization, or increase the data service rate to a certain level of the data arrival rate. In order to increase the data service rate, we can reduce the I/O time delay by using faster I/O ports, assembly code and a direct memory access mechanism. Another way to reduce the data loss probability is to increase the size of the data buffer. Due to the burst characteristics of the signal data arrival corresponding to the random context switching of the microcomputer processing, we needed more buffers to store the arrival signal temporarily while the microcomputer was allowed to perform other operations. In other words, we have assumed that the state transitions occur independently of each other, which is not the case with regularly spaced sample acquisitions. III. MISSING WAVEFORM INTERVALS OF MULTIPLE MEASURED WAVEFORMS From the random sampling data point of view, the data buffer in Fig. 2 can be modeled as a queue as shown in Fig. 10. Software flowchart of the dual-channel asynchronous microcomputer-based oscilloscope system. Fig. 3. Given a data arrival rate and a data service rate, from the analysis of an equivalent queueing model in Fig. 4, we can estimate the data loss probability of the queue or the data buffer in Fig. 2. Furthermore, by transferring the data loss probability, we can also estimate the measured and loss waveform intervals in a dual measured signal as shown in Fig. 7. The data loss probability shown in (2) can be approximately equal to, where is a loss waveform
5 BAI AND WEI: DATA BUFFERING OF A MULTIPLE-CHANNEL MICROCOMPUTER-BASED OSCILLOSCOPE SYSTEM 49 Fig. 12. Program segment for the signal data fed into a microcomputer. TABLE I ASSEMBLY CODE FOR INPUT DATA INTO A MICROCOMPUTER Fig. 11. system. The modules of the dual-channel microcomputer-based oscilloscope interval and is the measured waveform interval in Fig. 7 and. As a result, we can obtain (3). Fig. 8 shows the characteristic curves for (3). With the data buffer size bytes, the utilization varies from 0 to 5 and the channel number increases from 1 to 6. The three-dimensional curves show the smaller the utilization, the smaller the loss waveform interval in the measured waveform interval, or similarly the smaller the number of the channel, the smaller the distortion. In addition, the larger the buffer size for the data buffer in Fig. 2, the smaller the loss of the waveform interval is. Although there exists a missing waveform interval of the measured waveform, the microcomputer-based oscilloscope can still show part of the repetitive periodic waveforms. If the missing interval of the measured waveform belongs to part of the repetitive waveform, then a missing mechanism will not cause a serious distortion in comparison with the functions of a traditional analog oscilloscope. IV. IMPLEMENTATION AND MEASUREMENTS OF THE EXPERIMENTAL SYSTEM In order to fulfill the multiple-channel microcomputer-based oscilloscope system shown in Fig. 2, we set the number of channel at two. And we have designed and implemented a dual input channel experimental system using the hardware (3) Fig. 13. Measured waveform without a missing waveform interval as shown in the experimental system. block diagram and software flowchart as shown in Figs. 9 and 10, respectively. Fig. 11 shows the physical implementation of a dual-channel microcomputer-based oscilloscope system circuit board. Fig. 12 is the program segment translated into an assembly code, which is shown in Table I. Since, in this system the quartz crystal frequency of the 8051 is 12 MHz with a total range variation of 200 ppm, the clock cycle period is 1/12 s and has limited clock jitter. Each machine cycle period is 12 times the clock cycle period in an 8051 and a machine cycle period is 1 s. The 28 machine cycles in Table I require 28 s to read a byte, or a sampled point of the measured waveform. A 28- s data input period is equivalent to a 36-kHz bandwidth for the sampled point of the measured waveform. If we need ten sampled points for each period, we may only be able to have a 3.6 khz bandwidth for the measured waveform without missing a waveform interval as shown in Fig. 13. If we can tolerate the missing waveform interval for the measurement of the periodic waveforms, then we can obtain a scalable bandwidth of the measured signals. From the scalable relationship shown in (3), we learn that if the equivalent service rate is 2 = 18 kb/s, and the arrival rate is from 1 kb/s to 20 MB/s, we can then obtain the ratio between the loss waveform
6 50 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY 2005 Fig. 14. Relationship between the sampled data rate and the loss waveform interval. Fig. 15. Sampled signal shown in the dual-channel microcomputer-based oscilloscope system. Fig. 17. Dual signal after the curve-fitting program. has been proposed. In this model, the random arrival process and the departure process can represent the sampled signal input and data output process of a data buffer, respectively. The microcomputer can work with the data buffer in an asynchronous operational manner. From a steady-state behavior analysis, we can obtain the approximate results for the data loss probability and the loss waveform intervals. This probability is dependent on the average data arrival rate and the average data service rate of the data buffer and the number of channels of this system. The higher the bandwidth of the measured signals required, the higher the data arrival rate and the data loss probability will be. At the same time, the more channels of the measured signals needed, the higher the loss waveform interval ratio will be. Fortunately, the oscilloscope is used to measure repetitive periodic waveforms, so the loss waveform intervals may not cause any serious problem from a steady-state point of view. We have also designed and implemented an experimental microcomputer-based oscilloscope. The measured data are in very good agreement with the result of the theoretical analysis. Overall, the primary results from this model and the measurement of our experimental system agree with each other. Fig. 16. Curve-fitting program for dual sampled signals. interval and the measured waveform. As seen in Fig. 14, if we can tolerate the loss waveform at 99% of the measured waveform, then we can have 350 khz of the measured bandwidth shown as point A for the experimental system. Fig. 15 shows a sampled signal in the dual-channel microcomputer-based oscilloscope system. This sampled signal is processed by the curve-fitting program as shown in Fig. 16 with which we can obtain a reconstructed signal that is shown in the display of our computer in Fig. 17. V. CONCLUSION In this paper, a modified queueing model for the data buffering of a mutually independent operation of a multiple-channel microcomputer-based oscilloscope system REFERENCES [1] M. J. Riezenman, Test and measurement, IEEE Spectr., vol. 32, pp , Jan [2] S. A. Chickamenahalli and A. Hall, Interfacing a digital oscilloscope to a personal computer using GPIB, in Proc. Frontiers Education Conf., 27th Annu. Conf., Teaching, Learning Era Change, vol. 2, 1997, p [3] S. Matsukura, T. Asaka, Y. Sugihara, and N. Tonosaka, Fast up-date techniques for digital oscilloscope, in Proc. 8th IEEE Instrumentation MeasurementTechnology. Conf., 1991, pp [4] H. B. Crawley, R. Mckay, W. T. Meeyer, E. I. Rosenbergg, and W. D. Thomas, Using IEEE standard 1057 for testing analog-to-digital converters, in Proc. Nuclear Science Symp. Medical Imaging Conf., vol. 1, 1995, pp [5] A. Luh, Instrumentation integrated system, in Proc. WESCON, Idea/Microelectronics Conf., 1994, pp [6] J. Kelly, K. Roberts, and B. Yamrone, LeCory MQT-charge to time conversion, in Proc. IEEE Nuclear Science Symp., vol. 1, 1996, pp [7] S. Ems and S. Naboicheck, 5 GHz sampling oscilloscope front-end based on heterojunction bipolar transistors (HBT), in Proc. Technical Gallium Arsenide Integrated Circuit Symp., Oct. 1993, pp [8] W. A. Earle and V. G. Zavarzin, A 500 k event/sec 12-bit ADC system with high-speed buffered PCI interface, in Proc. IEEE Nuclear Science Symp., vol. 1.1, 1998, pp
7 BAI AND WEI: DATA BUFFERING OF A MULTIPLE-CHANNEL MICROCOMPUTER-BASED OSCILLOSCOPE SYSTEM 51 [9] S. Y. Chuang and T. L. Sculley, A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter, IEEE J. Solid-State Circuits, vol. 37, pp , June [10] G. Borrianoff, I. Kourbanis, S. Peggs, T. Satogata, and G. Tsironis, Unix data acquisition system, in Proc. IEEE Accelerator Science. Technology: Particle Accelerator Conf., vol. 1, 1991, pp [11] M. J. Lauterbach, New scope tools boost circuit design, IEEE Circuits Devices Mag., vol. 12, pp , Mar [12] F. Cruger, J. Regazzi, and B. Zarlingo, Combining the information and measurement worlds to improve system performance and operational readiness, in Proc. IEEE AUTOTESTCON, 2002, pp [13] Y. Lembeye, J. P. Keradec, and G. Cauffet, Improvement in the linearity of fast digital oscilloscopes used in averaging mode, IEEE Trans. Instrum. Meas., vol. 43, pp , Dec [14] E. R. Pratico and M. A. Eltzmann, A microcomputer-based data acquisition system for transient network analyzer operation, IEEE Trans. Power Syst., vol. 9, pp , May [15] J. Q. Zhang, Z. Xinmin, H. Xiao, and S. Jinwei, Sinewave Fit Algorithm Based on Total Least-Squares Method with Application to ADC Effective Bits Measurement, IEEE Trans. Instrum. Meas., vol. 46, pp , Aug [16] S. M. Ross, Introduction to Probability Models, 6th ed. New York: Academic, [17] G. Bolch, S. Grener, H. DeMeer, and K. S. Trivedi, Queueing Networks and Markov Chains. New York: Wiley, [18] R. Nelson, Probability, Stochastic Processes, and Queueing Theory. New York: Springer-Verlag, Ying-Wen Bai received the M.S. and Ph.D. degrees in electrical engineering from Columbia University, New York, in 1991 and 1993, respectively. He is an Associate Professor in the Department of Electronic Engineering at Fu-Jen Catholic University, Taipei, Taiwan, R.O.C. His research focuses on mobile computing and microcomputer system design. Between , he was with the Institute for Information Industry, Taiwan. Hong-Gi Wei received the M.S. and B.S. degrees in electronic engineering from Fu-Jen Catholic University, Taipei, Taiwan, R.O.C., in 1996 and 2002, respectively. He is currently with the Institute for Industrial Technology Research, Hsin Chu, Taiwan, R.O.C. His main research interest is hardware architecture design and system integration of the remote Windows-based measurement system, including oscilloscope and signal generator.
WITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationSensing Voltage Transients Using Built-in Voltage Sensor
Sensing Voltage Transients Using Built-in Voltage Sensor ABSTRACT Voltage transient is a kind of voltage fluctuation caused by circuit inductance. If strong enough, voltage transients can cause system
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More informationDesign and Implementation of an Integrated Man-Machine Interface by Touch Panel for an Embedded Electronic Measurement System
VECIMS 008 IEEE International Conference on Virtual Environments, Human-Computer Interfaces, and Measurement Systems Istambul, Turkey, 4-6 July 008 Design and Implementation of an Integrated Man-Machine
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationATIME-INTERLEAVED analog-to-digital converter
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 4, APRIL 2006 299 A Background Timing-Skew Calibration Technique for Time-Interleaved Analog-to-Digital Converters Chung-Yi Wang,
More informationIN RECENT years, the phase-locked loop (PLL) has been a
430 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 6, JUNE 2010 A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm Chia-Tsun Wu, Wen-Chung Shen,
More informationDesign Implementation Description for the Digital Frequency Oscillator
Appendix A Design Implementation Description for the Frequency Oscillator A.1 Input Front End The input data front end accepts either analog single ended or differential inputs (figure A-1). The input
More informationTHE serial advanced technology attachment (SATA) is becoming
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 11, NOVEMBER 2007 979 A Low-Jitter Spread Spectrum Clock Generator Using FDMP Ding-Shiuan Shen and Shen-Iuan Liu, Senior Member,
More informationPOWERED electronic equipment with high-frequency inverters
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 2, FEBRUARY 2006 115 A Novel Single-Stage Power-Factor-Correction Circuit With High-Frequency Resonant Energy Tank for DC-Link
More informationA Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 16, NO. 5, SEPTEMBER 2001 603 A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions
More informationMulti-Channel Time Digitizing Systems
454 IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, VOL. 13, NO. 2, JUNE 2003 Multi-Channel Time Digitizing Systems Alex Kirichenko, Saad Sarwana, Deep Gupta, Irwin Rochwarger, and Oleg Mukhanov Abstract
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More informationCDTE and CdZnTe detector arrays have been recently
20 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 44, NO. 1, FEBRUARY 1997 CMOS Low-Noise Switched Charge Sensitive Preamplifier for CdTe and CdZnTe X-Ray Detectors Claudio G. Jakobson and Yael Nemirovsky
More informationTIME encoding of a band-limited function,,
672 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 8, AUGUST 2006 Time Encoding Machines With Multiplicative Coupling, Feedforward, and Feedback Aurel A. Lazar, Fellow, IEEE
More informationWITH the rapid evolution of liquid crystal display (LCD)
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 2, FEBRUARY 2008 371 A 10-Bit LCD Column Driver With Piecewise Linear Digital-to-Analog Converters Chih-Wen Lu, Member, IEEE, and Lung-Chien Huang Abstract
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationA digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme
A digital phase corrector with a duty cycle detector and transmitter for a Quad Data Rate I/O scheme Young-Chan Jang a) School of Electronic Engineering, Kumoh National Institute of Technology, 1, Yangho-dong,
More informationCONDUCTIVITY sensors are required in many application
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 6, DECEMBER 2005 2433 A Low-Cost and Accurate Interface for Four-Electrode Conductivity Sensors Xiujun Li, Senior Member, IEEE, and Gerard
More informationPHASE-LOCKED loops (PLLs) are widely used in many
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 149 Built-in Self-Calibration Circuit for Monotonic Digitally Controlled Oscillator Design in 65-nm CMOS Technology
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationON THE BIAS OF TERMINAL BASED GAIN AND OFFSET ESTIMATION USING THE ADC HISTOGRAM TEST METHOD
Metrol. Meas. Syst., Vol. XVIII (2011), No. 1, pp. 3-12 METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-8229 www.metrology.pg.gda.pl ON THE BIAS OF TERMINAL BASED GAIN AND OFFSET ESTIMATION USING
More informationDesign of a Low Voltage low Power Double tail comparator in 180nm cmos Technology
Research Paper American Journal of Engineering Research (AJER) e-issn : 2320-0847 p-issn : 2320-0936 Volume-3, Issue-9, pp-15-19 www.ajer.org Open Access Design of a Low Voltage low Power Double tail comparator
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationA 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationThe Sampling Theorem:
The Sampling Theorem: Aim: Experimental verification of the sampling theorem; sampling and message reconstruction (interpolation). Experimental Procedure: Taking Samples: In the first part of the experiment
More informationAll-digital ramp waveform generator for two-step single-slope ADC
All-digital ramp waveform generator for two-step single-slope ADC Tetsuya Iizuka a) and Kunihiro Asada VLSI Design and Education Center (VDEC), University of Tokyo 2-11-16 Yayoi, Bunkyo-ku, Tokyo 113-0032,
More informationCmos Full Adder and Multiplexer Based Encoder for Low Resolution Flash Adc
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 12, Issue 2, Ver. II (Mar.-Apr. 2017), PP 20-27 www.iosrjournals.org Cmos Full Adder and
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationA Novel Single-Stage Push Pull Electronic Ballast With High Input Power Factor
770 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 48, NO. 4, AUGUST 2001 A Novel Single-Stage Push Pull Electronic Ballast With High Input Power Factor Chang-Shiarn Lin, Member, IEEE, and Chern-Lin
More informationFOURIER analysis is a well-known method for nonparametric
386 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 54, NO. 1, FEBRUARY 2005 Resonator-Based Nonparametric Identification of Linear Systems László Sujbert, Member, IEEE, Gábor Péceli, Fellow,
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationETSI Standards and the Measurement of RF Conducted Output Power of Wi-Fi ac Signals
ETSI Standards and the Measurement of RF Conducted Output Power of Wi-Fi 802.11ac Signals Introduction The European Telecommunications Standards Institute (ETSI) have recently introduced a revised set
More informationSimulation of Algorithms for Pulse Timing in FPGAs
2007 IEEE Nuclear Science Symposium Conference Record M13-369 Simulation of Algorithms for Pulse Timing in FPGAs Michael D. Haselman, Member IEEE, Scott Hauck, Senior Member IEEE, Thomas K. Lewellen, Senior
More informationTransactions Briefs. Low-Frequency Differentiators and Integrators for Biomedical and Seismic Signals. Mohamad Adnan Al-Alaoui
006 IEEE TRANSACTIONS ON CIRCUITS ANS SYSTEMS I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 48, NO. 8, AUGUST 200 Transactions Briefs Low-Frequency Differentiators and Integrators for Biomedical and Seismic
More informationANALOG-TO-DIGITAL converters (ADCs) are important
2158 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 19, NO. 12, DECEMBER 2011 Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction Jin-Fu
More informationA DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM
A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationDigital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads
006 IEEE COMPEL Workshop, Rensselaer Polytechnic Institute, Troy, NY, USA, July 6-9, 006 Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads Nabeel
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationSPEED is one of the quantities to be measured in many
776 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 47, NO. 3, JUNE 1998 A Novel Low-Cost Noncontact Resistive Potentiometric Sensor for the Measurement of Low Speeds Xiujun Li and Gerard C.
More informationPostprint. This is the accepted version of a paper presented at IEEE International Microwave Symposium, Hawaii.
http://www.diva-portal.org Postprint This is the accepted version of a paper presented at IEEE International Microwave Symposium, Hawaii. Citation for the original published paper: Khan, Z A., Zenteno,
More informationI. INTRODUCTION A. GENERAL INTRODUCTION
Single Phase Based on UPS Applied to Voltage Source Inverter and Z- Source Inverter by Using Matlab/Simulink V. Ramesh 1, P. Anjappa 2, P.Dhanamjaya 3 K. Reddy Swathi 4, R.Lokeswar Reddy 5,E.Venkatachalapathi
More informationTransient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC
Research Manuscript Title Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC K.K.Sree Janani, M.Balasubramani P.G. Scholar, VLSI Design, Assistant professor, Department of ECE,
More informationIN recent years, the development of high power isolated bidirectional
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 2, MARCH 2008 813 A ZVS Bidirectional DC DC Converter With Phase-Shift Plus PWM Control Scheme Huafeng Xiao and Shaojun Xie, Member, IEEE Abstract The
More informationADAPTIVE channel equalization without a training
IEEE TRANSACTIONS ON COMMUNICATIONS, VOL. 53, NO. 9, SEPTEMBER 2005 1427 Analysis of the Multimodulus Blind Equalization Algorithm in QAM Communication Systems Jenq-Tay Yuan, Senior Member, IEEE, Kun-Da
More informationNonuniform multi level crossing for signal reconstruction
6 Nonuniform multi level crossing for signal reconstruction 6.1 Introduction In recent years, there has been considerable interest in level crossing algorithms for sampling continuous time signals. Driven
More informationHigh Speed Binary Counters Based on Wallace Tree Multiplier in VHDL
High Speed Binary Counters Based on Wallace Tree Multiplier in VHDL E.Sangeetha 1 ASP and D.Tharaliga 2 Department of Electronics and Communication Engineering, Tagore College of Engineering and Technology,
More informationDesign of CMOS Based PLC Receiver
Available online at: http://www.ijmtst.com/vol3issue10.html International Journal for Modern Trends in Science and Technology ISSN: 2455-3778 :: Volume: 03, Issue No: 10, October 2017 Design of CMOS Based
More informationRECENT technology trends have lead to an increase in
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 9, SEPTEMBER 2004 1581 Noise Analysis Methodology for Partially Depleted SOI Circuits Mini Nanua and David Blaauw Abstract In partially depleted silicon-on-insulator
More informationA 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier
852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier
More informationCombining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns
1224 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 12, DECEMBER 2008 Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A.
More informationPerformance Evaluation of STBC-OFDM System for Wireless Communication
Performance Evaluation of STBC-OFDM System for Wireless Communication Apeksha Deshmukh, Prof. Dr. M. D. Kokate Department of E&TC, K.K.W.I.E.R. College, Nasik, apeksha19may@gmail.com Abstract In this paper
More informationISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.3
ISSCC 2003 / SESSION 4 / CLOCK RECOVERY AND BACKPLANE TRANSCEIVERS / PAPER 4.3 4.3 A Second-Order Semi-Digital Clock Recovery Circuit Based on Injection Locking M.-J. Edward Lee 1, William J. Dally 1,2,
More informationFig. 2. Schematic of the THA. M1 M2 M3 M4 Vbias Vdd. Fig. 1. Simple 3-Bit Flash ADC. Table1. THA Design Values ( with 0.
A 2-GSPS 4-Bit Flash A/D Converter Using Multiple Track/Hold Amplifiers By Dr. Mahmoud Fawzy Wagdy, Professor And Chun-Shou (Charlie) Huang, MSEE Department of Electrical Engineering, California State
More informationPARALLEL coupled-line filters are widely used in microwave
2812 IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, VOL. 53, NO. 9, SEPTEMBER 2005 Improved Coupled-Microstrip Filter Design Using Effective Even-Mode and Odd-Mode Characteristic Impedances Hong-Ming
More informationAnalysis of On-Chip Spiral Inductors Using the Distributed Capacitance Model
1040 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 6, JUNE 2003 Analysis of On-Chip Spiral Inductors Using the Distributed Capacitance Model Chia-Hsin Wu, Student Member, IEEE, Chih-Chun Tang, and
More informationOn the design and efficient implementation of the Farrow structure. Citation Ieee Signal Processing Letters, 2003, v. 10 n. 7, p.
Title On the design and efficient implementation of the Farrow structure Author(s) Pun, CKS; Wu, YC; Chan, SC; Ho, KL Citation Ieee Signal Processing Letters, 2003, v. 10 n. 7, p. 189-192 Issued Date 2003
More informationGENERALLY speaking, to decrease the size and weight of
532 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 2, FEBRUARY 2009 A Low-Consumption Regulated Gate Driver for Power MOSFET Ren-Huei Tzeng, Student Member, IEEE, and Chern-Lin Chen, Senior Member,
More informationPACS codes: Qx, Nc, Kv, v Keywords: Digital data acquisition, segmented HPGe detectors, clock and trigger distribution
Clock and Trigger Synchronization between Several Chassis of Digital Data Acquisition Modules W. Hennig, H. Tan, M. Walby, P. Grudberg, A. Fallu-Labruyere, W.K. Warburton, XIA LLC, 31057 Genstar Road,
More informationSHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax
SHF Communication Technologies AG Wilhelm-von-Siemens-Str. 23D 12277 Berlin Germany Phone +49 30 772051-0 Fax ++49 30 7531078 E-Mail: sales@shf.de Web: http://www.shf.de Application Note Jitter Injection
More informationPower Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2
Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2 1 PG student, Department of ECE, Vivekanandha College of Engineering for Women. 2 Assistant
More informationDual band planar hybrid coupler with enhanced bandwidth using particle swarm optimization technique
Dual band planar hybrid coupler with enhanced bandwidth using particle swarm optimization technique Mahdi Yousefi a), Mohammad Mosalanejad b), Gholamreza Moradi c), and Abdolali Abdipour d) Wave Propagation
More informationAccurate Modeling of Core-Type Distribution Transformers for Electromagnetic Transient Studies
IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 17, NO. 4, OCTOBER 2002 969 Accurate Modeling of Core-Type Distribution Transformers for Electromagnetic Transient Studies Taku Noda, Member, IEEE, Hiroshi Nakamoto,
More informationAnalysis of phase Locked Loop using Ring Voltage Controlled Oscillator
Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator Abhishek Mishra Department of electronics &communication, suresh gyan vihar university Mahal jagatpura, jaipur (raj.), india Abstract-There
More informationIEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009
Draft Amendment to IEEE Std 0.-0 IEEE Draft P0.ba/D. IEEE 0.ba 0Gb/s and 00Gb/s Ethernet Task Force th Sep 0.. Stressed receiver sensitivity Stressed receiver sensitivity shall be within the limits given
More informationImaging serial interface ROM
Page 1 of 6 ( 3 of 32 ) United States Patent Application 20070024904 Kind Code A1 Baer; Richard L. ; et al. February 1, 2007 Imaging serial interface ROM Abstract Imaging serial interface ROM (ISIROM).
More informationCLASS E zero-voltage-switching (ZVS) resonant power
1684 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 52, NO. 8, AUGUST 2005 Design of Symmetrical Class E Power Amplifiers for Very Low Harmonic-Content Applications Siu-Chung Wong, Member,
More informationA Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
More informationDecision Based Median Filter Algorithm Using Resource Optimized FPGA to Extract Impulse Noise
Journal of Embedded Systems, 2014, Vol. 2, No. 1, 18-22 Available online at http://pubs.sciepub.com/jes/2/1/4 Science and Education Publishing DOI:10.12691/jes-2-1-4 Decision Based Median Filter Algorithm
More informationDesign and Analysis of a Portable High-Speed Clock Generator
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: ANALOG AND DIGITAL SIGNAL PROCESSING, VOL. 48, NO. 4, APRIL 2001 367 Design and Analysis of a Portable High-Speed Clock Generator Terng-Yin Hsu, Chung-Cheng
More informationSwitchable Dual-Band Filter with Hybrid Feeding Structure
International Journal of Information and Electronics Engineering, Vol. 5, No. 2, March 215 Switchable Dual-Band Filter with Hybrid Feeding Structure Ming-Lin Chuang, Ming-Tien Wu, and Pei-Ru Wu Abstract
More informationAnalysis of 1=f Noise in CMOS Preamplifier With CDS Circuit
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 49, NO. 4, AUGUST 2002 1819 Analysis of 1=f Noise in CMOS Preamplifier With CDS Circuit Tae-Hoon Lee, Gyuseong Cho, Hee Joon Kim, Seung Wook Lee, Wanno Lee, and
More informationHY448 Sample Problems
HY448 Sample Problems 10 November 2014 These sample problems include the material in the lectures and the guided lab exercises. 1 Part 1 1.1 Combining logarithmic quantities A carrier signal with power
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationDesign Strategy for a Pipelined ADC Employing Digital Post-Correction
Design Strategy for a Pipelined ADC Employing Digital Post-Correction Pieter Harpe, Athon Zanikopoulos, Hans Hegt and Arthur van Roermund Technische Universiteit Eindhoven, Mixed-signal Microelectronics
More informationPulse Code Modulation
Pulse Code Modulation EE 44 Spring Semester Lecture 9 Analog signal Pulse Amplitude Modulation Pulse Width Modulation Pulse Position Modulation Pulse Code Modulation (3-bit coding) 1 Advantages of Digital
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationECEN 720 High-Speed Links Circuits and Systems
1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.
More informationAn Optimized Design of High-Speed and Energy- Efficient Carry Skip Adder with Variable Latency Extension
An Optimized Design of High-Speed and Energy- Efficient Carry Skip Adder with Variable Latency Extension Monisha.T.S 1, Senthil Prakash.K 2 1 PG Student, ECE, Velalar College of Engineering and Technology
More informationNew Features of IEEE Std Digitizing Waveform Recorders
New Features of IEEE Std 1057-2007 Digitizing Waveform Recorders William B. Boyer 1, Thomas E. Linnenbrink 2, Jerome Blair 3, 1 Chair, Subcommittee on Digital Waveform Recorders Sandia National Laboratories
More informationDownlink Erlang Capacity of Cellular OFDMA
Downlink Erlang Capacity of Cellular OFDMA Gauri Joshi, Harshad Maral, Abhay Karandikar Department of Electrical Engineering Indian Institute of Technology Bombay Powai, Mumbai, India 400076. Email: gaurijoshi@iitb.ac.in,
More informationTIMING recovery (TR) is one of the most challenging receiver
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 12, DECEMBER 2006 1393 A Baud-Rate Timing Recovery Scheme With a Dual-Function Analog Filter Faisal A. Musa, Student Member, IEEE,
More informationBEING wideband, chaotic signals are well suited for
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 51, NO. 12, DECEMBER 2004 Performance of Differential Chaos-Shift-Keying Digital Communication Systems Over a Multipath Fading Channel
More informationSection 1. Fundamentals of DDS Technology
Section 1. Fundamentals of DDS Technology Overview Direct digital synthesis (DDS) is a technique for using digital data processing blocks as a means to generate a frequency- and phase-tunable output signal
More informationA Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs
A Digital Clock Multiplier for Globally Asynchronous Locally Synchronous Designs Thomas Olsson, Peter Nilsson, and Mats Torkelson. Dept of Applied Electronics, Lund University. P.O. Box 118, SE-22100,
More informationNONDESTRUCTIVE EVALUATION OF CLOSED CRACKS USING AN ULTRASONIC TRANSIT TIMING METHOD J. Takatsubo 1, H. Tsuda 1, B. Wang 1
NONDESTRUCTIVE EVALUATION OF CLOSED CRACKS USING AN ULTRASONIC TRANSIT TIMING METHOD J. Takatsubo 1, H. Tsuda 1, B. Wang 1 1 National Institute of Advanced Industrial Science and Technology, Tsukuba, Japan
More informationPre Layout And Post Layout Analysis Of Parallel Counter Architecture Based On State Look-Ahead Logic
Pre Layout And Post Layout Analysis Of Parallel Counter Architecture Based On State Look-Ahead Logic Ulala N Ch Mouli Yadav, J.Samson Immanuel Abstract The main objective of this project presents designing
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More informationPAPER Circuit Performance Degradation of Switched-Capacitor Circuit with Bootstrapped Technique due to Gate-Oxide Overstress in a 130-nm CMOS Process
378 PAPER Circuit Performance Degradation of Switched-Capacitor Circuit with Bootstrapped Technique due to Gate-Oxide Overstress in a 130-nm CMOS Process Jung-Sheng CHEN, Nonmember and Ming-Dou KER a),
More informationREALIZATION OF VLSI ARCHITECTURE FOR DECISION TREE BASED DENOISING METHOD IN IMAGES
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 2, February 2014,
More informationRECENTLY, the harmonics current in a power grid can
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 2, MARCH 2008 715 A Novel Three-Phase PFC Rectifier Using a Harmonic Current Injection Method Jun-Ichi Itoh, Member, IEEE, and Itsuki Ashida Abstract
More informationPC-OSCILLOSCOPE PCS500. Analog and digital circuit sections. Description of the operation
PC-OSCILLOSCOPE PCS500 Analog and digital circuit sections Description of the operation Operation of the analog section This description concerns only channel 1 (CH1) input stages. The operation of CH2
More informationDesign and performance of LLRF system for CSNS/RCS *
Design and performance of LLRF system for CSNS/RCS * LI Xiao 1) SUN Hong LONG Wei ZHAO Fa-Cheng ZHANG Chun-Lin Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China Abstract:
More informationLimit-Cycle Based Auto-Tuning System for Digitally Controlled Low-Power SMPS
Limit-Cycle Based Auto-Tuning System for Digitally Controlled Low-Power SMPS Zhenyu Zhao, Huawei Li, A. Feizmohammadi, and A. Prodic Laboratory for Low-Power Management and Integrated SMPS 1 ECE Department,
More informationMethods for Reducing the Activity Switching Factor
International Journal of Engineering Research and Development e-issn: 2278-67X, p-issn: 2278-8X, www.ijerd.com Volume, Issue 3 (March 25), PP.7-25 Antony Johnson Chenginimattom, Don P John M.Tech Student,
More informationA SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR
A SIGNAL DRIVEN LARGE MOS-CAPACITOR CIRCUIT SIMULATOR Janusz A. Starzyk and Ying-Wei Jan Electrical Engineering and Computer Science, Ohio University, Athens Ohio, 45701 A designated contact person Prof.
More information