PLASMA STENCIL TREATMENTS: A STATISTICAL EVALUATION

Size: px
Start display at page:

Download "PLASMA STENCIL TREATMENTS: A STATISTICAL EVALUATION"

Transcription

1 PLASMA STENCIL TREATMENTS: A STATISTICAL EVALUATION Matt Kelly, P.Eng. 1, William Green 2, Marie Cole 3, Ruediger Kellmann 4 IBM Corporation 1 Toronto, Canada; 2 Raleigh, NC, USA; 3 Fishkill, NY, USA; 4 Mainz, Germany ABSTRACT As printed circuit board complexities continue to increase, packing more functionality into smaller physical dimensions has become increasingly important. As a result, a wider variety of electronic components are being incorporated into product bills of materials. Large body ASICs (logic) and sub-system docking connectors generally drive large SMT pad designs, while fine pitch devices such as flip chip QFNs, 0402, and 0201 chip passives are now commonplace within electronic circuitry. Integration of these large and small body components onto a single printed circuit board assembly (PCBA) with ever increasing population densities and tighter placement spacings, drives the need for consistent solder paste print deposits to ensure maximum first pass assembly yields and highest product quality / reliability levels. Balancing solder paste printing of large and small print deposits has been reported to be enhanced using various surface treatments on laser cut stencils. This study focused on examining the effects of a plasma coating compared to conventional stainless steel (SS), laser cut technology. Printing performance on a variety of components was evaluated including five different BGAs, flip chip QFNs, SMT electrolytic capacitors, 0805, 0402, and 0201 chip passives. Lead-free no clean and water soluble paste chemistries were included, along with two different aperture ratio (A/R) design points for all components studied. For assessing the durability of the plasma coating, production volume cleaning simulations were conducted with twenty four different solvents. Statistical analysis was conducted to evaluate any observed differences between conventional stencil technology and a plasma treated alternative. A design of experiments (DOE) was conducted to evaluate main effects and interactions, helping to make data generated decisions to answer the question: Do plasma treated stencils offer benefits over conventional technology stainless steel laser cut stencils? Key words: Plasma treatment, Stencil printing, Stencil cleaning, Design of experiments, Design for Six Sigma INTRODUCTION A good assembly process starts with a good solder paste printing process. As electronic designs continue to become more dense, integrating a wider variety of both large and small SMT components, stencil designs, stencil material selection, and stencil fabrication methods must be evaluated to ensure optimal solder paste deposition. This effort ultimately helps to maximum first pass assembly yields as well as overall product reliability performance. With ever increasing assembly cost pressures, suppliers have been offering lower cost stencil technology alternatives. Nano, or plasma coated laser cut stainless steel stencils are now available, claiming to offer improvements over conventional SS stencils and cost advantages over efab build up technology. Many studies have already been conducted in this area [1] [2] [3] [4], examining the benefits and drawbacks of surface treated stainless steel stencil technologies. This study is intended to expand the industry s body of knowledge by (1) statistically evaluating print performance of plasma coated, laser cut, stainless steel stencils compared to non-plasma treated, laser cut stainless steel stencils and (2) evaluating production life performance of plasma treated stencils using a wide variety of cleaning solvents. SCOPE & INTENT The scope of the study includes printing of SMT components found on Server and Storage class hardware including fine pitch discretes down to 0201 formats, large body 3,777 I/O LGA hybrid sockets, and a variety of SMT connectors including DIMM sockets and mezzanine style formats. The intent of the study was to answer the question: Do plasma treated printing stencils offer improved print performance and improved first pass print yields for a wide variety of SMT interconnect devices? Numerous marketing claims have been made by suppliers of stencils with state-of-the-art surface treatments. Claimed benefits of the technology include (among others): Improved paste release Reduced print errors More consistent performance Extended stencil life Easier to clean Limited reaction to cleaning solvents The study was therefore designed to evaluate such claims and to identify any significant differences between plasma treated and non treated SS laser cut stencils using design for six sigma (DFSS) statistical tools and methods.

2 PROJECT DELIVERABLES There were seven key deliverables for the project: 1. Increase understanding of plasma treatment application and limitations using SS laser cut printing stencils Identify benefits / drawbacks of using plasma stencils 4. Assess incoming stencil fabrication quality of plasma treated vs. non treated stencils 5. Compare solder paste print performance of plasma treated vs. non treated SS laser cut stencils 6. Assess print capability using a variety of component types including: 0201, 0402, 0805, FC-QFN, BGA, and SMT electrolytic capacitors 7. Assess print capability using SAC405 no-clean and water soluble solder paste flux chemistries 8. Assess stencil life (wear out) of the stencil plasma treatment when using a wide variety of industrial cleaning solvents and equipment types APPROACH The study was divided into two phases. Phase 1 was designed to evaluate resulting print performance of no-clean and water-soluble lead-free solders using a Server product test vehicle utilizing a variety of large and small SMT components. The objective of this phase was to directly compare print performance of plasma coated vs non-coated stencils; assuming highest quality plasma application. The second phase of study was created to assess any degradation in the plasma coating, resulting from any potential cleaning solvent interactions (leaching, chemical reaction, mechanical spray removal, etc). Phase 1: Print Performance Process Flow Figure 1 shows the general process flow used for Phase 1 testing. For each stencil configuration, nine test vehicle replicates were printed and analyzed. In total, four different stencils were included within the design of experiments. Figure 1: Printing Process Flow The first step in the process was to perform incoming quality inspections on stencils. Plasma coating quality was measured using wetting inks (Figure 3) and coupon (Figure 5) contact angles. Foil thickness was measured at four corners and one middle location of the image. Next, aperture dimensions were measured and compared to specifications. Lastly, aperture registration accuracy measurements were made; comparing actual vs specified x/y locations. Eight unique print set-ups were required using a full factorial design of experiments. Three different variables were included: plasma vs laser, production vs reduced aperture designs, and no clean vs water soluble lead free solder paste. For each test cell, three primer cards were printed, then six replicate test cards. The reason for using primer cards was to ensure the printing process was running at steady state to help reduce start-up print variation that might be observed. Resultant solder volumes and heights for each card were then measured using production scale equipment. All solder print deposits on the card were recorded and stored for subsequent statistical analysis. Phase 2: Solvent Cleaning Process Flow With the nature of today s global hardware operations, it was important to ensure that a wide variety of stencil cleaning equipment and commercially available cleaning solvents be considered. Phase 2 of the study focused on determining plasma treatment quality after exposure to repeated spray and ultrasonic cleaning processes using twenty-four different commercially available cleaning solvents. Figure 2: Solvent Cleaning Process Flow Figure 2 illustrates the process flow used for Phase 2 testing. Three different stencils were required. Two were used to compare any plasma treatment degradation using spray vs ultrasonic cleaning processes; using a single cleaning solvent. The third stencil was used to evaluate a next generation solvent (with faster drying times) using a spray cleaning process. The first step for Phase 2 testing was to measure incoming stencil contact angles with inks and contact angle test coupons. Figure 3 shows the inks used for quick assessment of the condition of the plasma coating. Two ink lines 1 cm in length were drawn on each specimen. The surface tension was determined by iteration between the maximum value at which the test ink flowed and the minimum value at which the ink contracted. Surface tension ratings of the three pens were 18, 20, and 30mN/m respectively.

3 exposure for the life of a production stencil. Contact angle measurements were taken every 50 cycles (Figure 6); monitoring any changes in surface energy of the plasma coating. Figure 3: Inks used for Surface Assessment For greater accuracy, contact angles were also measured. Ten identical coupons were designed into the perimeter of each stencil border such that each could be removed after multiple cleaning cycles. Figure 4 shows the location of the coupons relative to the card print image. Figure 5 shows a single coupon in greater detail. Apertures incorporated within coupon were selected from actual locations found within the card print image. Figure 6: Example Contact Angle on Coupon TEST VEHICLE The test vehicle used for the study was selected for the variety of SMT components found within the bill of materials. The PCB was 15.2 x 5.4 x ; with six signal and ten power/ground layers. Only the top side of the card was utilized with focus on 0201, 0402, 0805 passives, FC-QFNs, BGAs, and electrolytic capacitors found on the card. Figure 7 shows top and bottom side card layouts. Card orientation and squeegee print direction for all trials is shown in Figure 8. Figure 4: Contact Angle Coupons on Stencil Image Figure 5: Contact Angle Locations on Single Coupon To determine surface energy, 3 µl drops of water, diiodomethane and ethylene glycol were deposited on the surface that was to be tested. The dispersal and polar shares of the surface energy from the measured contact angles were calculated accordingly. Figure 7: Product Test Vehicle used for Study Stencils were subjected to 200 cleaning cycles (10 minute durations) which was determined to be a representative

4 Table 1 shows aperture geometries, production design points, 20% reduced aperture ratio designs, and a percentage reduction summary. All dimensions are in mils; all volumes are in cubic mils. Table 1: Test Vehicle Aperture Designs Figure 8: Test Vehicle Orientation and Print Direction STENCIL APERTURE DESIGN Four different stencils were fabricated for testing as follows: Stencil 1: Stencil 2: Stencil 3: Stencil 4: Plasma treated, production apertures Plasma treated, reduced apertures Stainless steel, production apertures Stainless steel, reduced apertures All stencils were fabricated at the same supplier, at the same time, with a nominal thickness of 4 mils. Stainless steel stencils were laser cut with no plasma coating. Production aperture designs used typical 1:1 designs from copper pad geometries found on the raw card. Reduced aperture designs targeted a 20% reduction from conventional 1:1 designs. An example of a stencil loaded into the printer is shown in Figure 9. Figure 10 shows the same A/R design points graphically. The general A/R range of interest was ; a common range found on server class products. Figure 10: Aperture Ratio Comparisons SOLDER PASTE Two different lead-free solder pastes were included as variables within the DOE matrix: No-clean SAC405, type 4 Water-soluble SAC405, type 4 Figure 9: Example Test Stencil Loaded in Printer Aperture design reductions were included in the study to determine if the use of plasma treated stencils could help improve solder deposition in cases where non-optimized aperture ratios (A/R) were present. Worst case A/R for the study was set at 0.6 for 0201 discretes. Note that all A/R manipulation was achieved by varying aperture openings only, keeping the stencil foil thickness constant at 4 mils. PCB FIXTURE A custom vacuum plate PCB fixture was designed and fabricated for the study as shown in Figure 11. The intent of the fixture was to minimize PCB warpage in the printer; helping reduce an external source of variation of resultant print deposits. The fixture included mechanical tooling pins for alignment/polarity and an array of vacuum nozzles to ensure the card remained flat during processing.

5 PCB Site Flatness Local site flatness measurements were taken to identify source of variation contributions originating from the PCB fabrication process. DESIGN OF EXPERIMENTS The experiment consisted of three variables of interest: Figure 11: Custom Printing Vacuum Plate MEASUREMENT MAPPING In total, 6,949 solder pads were measured on a single card. A break down by component type is provided below, and a mapping is shown in Figure 12. Component , ,040 QFN 152 BGA 4,597 SMT elec caps 10 Number of Pads per Card 1. Stencil type 2. Aperture design 3. Solder paste flux chemistry type A two level, full factorial design (3+6) (2 3 ) was used to understand variables of interest primary effects and interactions, shown in Table 2. Table 2: Design of Experiments Matrix Setup Stencil A/R Paste Replicates NC (3+6) = 9 1 Plasma Production WS (3+6) = 9 NC (3+6) = 9 2 Plasma Reduced WS (3+6) = 9 NC (3+6) = 9 3 Laser Production WS (3+6) = 9 NC (3+6) = 9 4 Laser Reduced WS (3+6) = 9 Stencil types consisted of two groups: stainless steel, laser cut, with and without plasma surface treatments. Aperture Ratios (A/R) consisted of conventional 1:1 aperture to copper pad design points and 20% reduced aperture design points for all components of interest. Two different lead-free solder pastes were evaluated including no-clean and water soluble flux chemistry types. Figure 12: SMT Solder Pad Mapping MEASUREMENT ACCURACY To ensure measurement accuracy of data collected, machine measurement capability analysis and incoming card site flatness evaluations were conducted. These verification measurements were taken to minimize external sources of variation during DOE printing trials. Measurement Capability Analysis The first verification test determined measurement capability of the solder volume analyzer equipment. This was conducted to ensure the gauge was in statistical control. The goal was to confirm that the variability of the gauge was small compared with the variation of the parts measured. The target limit was set at 10%. To achieve this, a nested study was created; printing nine cards, three times each, totaling twenty seven total measurements for analysis. Replicates were divided into two groups: three primer cards were printed followed by six test replicates. The reason for this was to further examine how quickly the printing process achieved steady state. If differences were observed, analysis would be conducted only on six test replicates. If no differences were found, all nine replicates could be included in the analysis. Constants for the experiment included: stencil thickness, PCB board fabrication, stencil supplier, printing process, printing equipment, and solder paste alloy. The primary output response for the test was solder paste volume for all deposits monitored on the test vehicle.

6 RESULTS Test results recorded and analyzed included incoming stencil quality assessment, solder volume machine capability measurement performance, incoming card flatness, printing performance assessment, and cleaning solvent compatibility. Incoming Stencil Quality A total of eighteen different component apertures were measured on a single stencil, comparing actual vs specified dimensions. Figure 13 shows that both laser and plasma treated stencils were built to the same 10 m range. As expected, there were no significant differences found with aperture range capability between SS laser cut and plasma treated stencils. Figure 13: Aperture Size Deviation ( m) Next, actual x/y aperture locations were compared to specified locations for all four stencils. Measurements were taken after aperture laser cutting and electro polishing. Figure 14 confirms that both stencil types were built to within a (0.05mm) range. Again, as expected no significant differences were observed with x/y aperture location accuracy between stencil types. Incoming verification measurements were considered important to ensure correct solder volumes were delivered to pads with adequate paste release from apertures. Measurement Capability Analysis A gauge study was conducted to understand the suitability of the gauge to detect true variation in solder volume using nested ANOVA models. Analysis was conducted to identify and quantify significant sources of variability for each component type of interest as shown in Table 3. For example for 0201 devices, the contribution of measurement to total variation was only 0.4%. The majority of the variation was shown to come from either within card or card-to-card variation; which was the desired outcome for the study. Table 3: Sources of Variability by Component Type Sources of Variation in % Measurement to Card to within Card Measurement Card Pad to Pad Total Component 3 cycles 9 cards Figure 12 % SMT elec Step 6mil Step 7 mil WB-QFN WB-QFN FC-QFN FC-QFN FC-QFN BGA-R Finally a nested ANOVA analysis covering all 6,949 pads was conducted examining variation contribution of the card ID, pad identifier, and repeat measurement cycle. As shown in Figure 15, very little variation contribution came from the repeat measurement cycle itself (0.07%). Figure 15: Variation Contribution By combining these results, it was determined that the solder volume measurement equipment was very capable of delivering accurate measurements and would not inject significant variation into DOE output responses. Figure 14: x/y Aperture Position Deviation (mils)

7 PCB Local Site Flatness Figure 16: 0201 Local Site Flatness Verification Figure 16 shows an example result of local site flatness measured on 0201 locations on the test vehicle. A maximum height of 15 m was measured on copper trace to via structures near to target print pads. This was considered an excellent result, showing that the variation contribution coming from the PCB design and fabrication was minimal. Similar results were obtained for the other components of interest, but are not shown. Print Results Analysis was conducted starting with the two smallest components of interest; 0201s and FC-QFNs. Figure 18: 0201 Pareto of Standardized Effects Figure 18 shows the same data in pareto format. Aperture ratio design had a 4X effect when compared to stencil type. Main effects and interactions were examined and are shown in Figure 19 and Figure 20. Examining this output shows that plasma treated stencils and no-clean lead-free pastes delivered only marginally higher mean volumes, while aperture ratio design had the most significant impact Package Analysis Solder paste volume output was analyzed using statistical software examining main effects and interactions based on analysis of data means and variance. The 88 solder pads per card x 9 test replicates tallied 792 data points collected for each test cell. Analysis (provided below) includes 6,336 data points collected across all eight test cells (Table 2). Statistically significant main effects were analyzed using a iterative reduction model technique for eliminating stepwise unnecessary model terms. Figure 17 shows that stencil type was not the most significant effect on solder volume delivery. Aperture ratio (factor B) was found to be the most dominant variable of significance deviating substantially from the straight fit line. Figure 19: Main Effects 0201 Printing Figure 17: 0201 Significant Factors Figure 20: Interactions 0201 Printing

8 FC-QFN Package Analysis Once 0201 analysis was completed, the next component of interest was examined; FC-QFN packages. The 152 solder pads per card x 9 test replicates tallied 1,368 data points collected for each test cell. Analysis included over 10,900 data points collected across all eight test cells (Table 2). The SMT pad structure of FC-QFNs is not typical, and is shown in Figure 24. The package consists of three different pad sizes (Table 1), with different orientations. Analysis was conducted only on pads one and two within the package. Sample sizes for pad three (single large pad) were insufficient to conduct a statistical analysis. Figure 21: 0201 Pad Orientation Effect During analysis, an unexpected trend was observed. Figure 21 shows that a pad orientation effect was identified. The same effect was observed for all three variables of interest. The 0201 sites printed in a parallel orientation yielded higher print volumes with significantly less variability. Figure 22 shows the preferred 0201 pad orientation relative to print and card transport directions. Figure 24: FC-QFN Pad Structure and Print Deposits The same approach used for 0201 analysis was conducted for FC-QFN packages. Pad 1 analysis revealed that the magnitude of the deviation from the straight fit line shows that aperture ratio (factor B) was the most important factor (Figure 25). Figure 22: 0201 Parallel vs Series Print Orientation Lastly, steady state print run order was analyzed. As previously stated, replicates were divided into two groups: three primer cards and six test replicates. Analysis of the data (Figure 23) revealed that no statistical difference was found between these groups; no settling time was found. The analysis included pad orientation effects described above. As a result, all nine replicates for each test cell were included in data analysis described within this section. Figure 25: FC-QFN Pad 1 Significant Factors Figure 26 shows the same data in pareto format. Aperture ratio design had a 7X effect when compared to stencil type. Figure 23: Run Order with Pad Orientation Included

9 (83%) solvents submitted were fully approved for use. Four materials were approved with exposure limitations. Table 4: Approval Status of Commercial Solvents Figure 26: FC-QFN Pareto of Standardized Effects Extremely similar results observed during 0201 analysis were found for FC-QFN pad 1 printing and are shown in Figure 27 and Figure 28. FC-QFN pad 2 was examined separately, again with very similar results observed with pad 1 analysis. Surface tension analysis via contact angle and ink measurements of three plasma treated stencils, with two selected cleaning solvents, and two different cleaning processes (spray in air and ultrasonic) showed no significant changes compared to initial values after 200 cleaning cycles. Testing confirmed that the surface tension of the plasma treated coatings (Figure 29) was not degraded after multiple solvent wash cycles, simulating production wash exposures. Figure 27: Main Effects FC-QFN Printing Surface Tension [mn/m] Plasma Teatment Performance Over Multiple Wash Cycles 30.0 Variable SOL1 Spray SOL2 Spray 27.5 SOL1 Ultrasonic Cycles Figure 29: Plasma Treatment Performance Multiple Cycles Figure 28: Interactions FC-QFN Printing Cleaning Solvents Eight different suppliers and 24 cleaning solvents were evaluated for compatibility with the plasma treatment. Results are shown in Table 4 indicating that 20 of the 24 SUMMARY & CONCLUSIONS In summary, results from the study show that these particular plasma treated printing stencils offered only marginal performance improvements when compared to conventional stainless steel, laser cut stencils. For the SMT components examined, representing an expected range found on Server and Storage class hardware, aperture ratio (A/R) design points were the single most important factor contributing to solder volume delivery, variation, and control. If plasma stencils from suppliers come with a cost

10 premium, the study shows that the marginal print improvements offered may not justify a potential cost increase. Future work is recommended to focus on even more difficult aperture ratios < 0.5, such as flip chip wafer bumping applications during first level module assembly. Differences in print performance with plasma treatments may become more apparent with these types of applications. The following conclusions were drawn, resulting from the statistical methods and analyses applied: Incoming quality of plasma treated stencils was found to be on par with conventional stainless steel stencils. This was an expected result, since front-end processing of both stencil types are similar. Foil thickness, aperture dimensions, and x/y registration were all within acceptable limits Results for other components of interest including 0402, 0805, and BGAs are not presented here, however the conclusions made for 0201 and FC-QFNs apply to these devices as well The plasma coating under evaluation was generally very stable and was shown not to degrade for a wide variety of commercially available cleaning solvents. This indicates that the treatment is compatible with many of the industry s leading cleaning chemistries. It is important to note that confirming compatibility is key for the longevity of the plasma coating, which can react negatively to some types of solvents Plasma coating wear-out was not observed after 200 cleaning cycles using spray and ultrasonic cleaning processes. This indicates that the plasma treatment is capable of withstanding typical production environment Successfully minimized external sources of variation to cleaning life cycles ensure DOE output could be more easily analyzed REFERENCES o Incoming printed circuit board (PCB) quality 1. Effect of Nano-Coated Stencil on Printing, R. was excellent, local site flatness was minimal Mohanty et al, Speedline Technologies. IPC-APEX o Custom PCB fixture helped ensure card 2. Qualification of stencil printing with nanocoated flatness during printing trials SMT-stencils, M. Rösch et al, FAPS Institute Erlangen-Nürnberg. o Solder volume equipment used was extremely 3. Evaluation of Stencil Foil Materials, Suppliers and accurate and repeatable; only 0.07% Coating, C.Shea, Shea Engineering Services and contribution to data variance R.Whittier, Vicor Corporation. SMTAi October Stencil Printing of Small Apertures, William E. Statistical analysis of 0201 and FC-QFN components Coleman, Photo Stencil. IPC-APEX revealed: o o o Plasma treated stencils only offered marginal improvements to printed volume means and variation reductions compared to conventional stainless steel stencils; findings consistent across multiple components Aperture ratio (A/R) design points dominated solder paste print performance; 4X-7X effect The no-clean lead-free solder paste evaluated printed marginally better than the watersoluble lead-free formulation tested 0201 SMT pad orientation effect found. Pads aligned in parallel to the print direction yielded higher overall print volumes and lower variability. This effect can be included in design for manufacturing (DfX) guidelines to help maximize print volumes for these small devices No start up (settling time) printing effects were observed during testing. As a result all nine print replicates were used for statistical analysis; further improving confidence levels of conclusions drawn

Broadband Printing: The New SMT Challenge

Broadband Printing: The New SMT Challenge Broadband Printing: The New SMT Challenge Rita Mohanty & Vatsal Shah, Speedline Technologies, Franklin, MA Gary Nicholls, Ron Tripp, Cookson Electronic Assembly Materials Engineered Products, Johnson City,

More information

STENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS

STENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS STENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS William E. Coleman, Ph.D. Photo Stencil Colorado Springs, CO, USA ABSTRACT SMT Assembly is going through a challenging phase with the introduction of miniature

More information

Selecting Stencil Technologies to Optimize Print Performance

Selecting Stencil Technologies to Optimize Print Performance As originally published in the IPC APEX EXPO Conference Proceedings. Selecting Stencil Technologies to Optimize Print Performance Chrys Shea Shea Engineering Services Burlington, NJ USA Abstract The SMT

More information

Step Stencil Technology

Step Stencil Technology Step Stencil Technology Greg Smith gsmith@fctassembly.com Tony Lentz tlentz@fctassembly.com Outline/Agenda Introduction Step Stencils Technologies Step Stencil Design Printing Experiment Experimental Results

More information

Bumping of Silicon Wafers using Enclosed Printhead

Bumping of Silicon Wafers using Enclosed Printhead Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology

More information

PCB Supplier of the Best Quality, Lowest Price and Reliable Lead Time. Low Cost Prototype Standard Prototype & Production Stencil PCB Design

PCB Supplier of the Best Quality, Lowest Price and Reliable Lead Time. Low Cost Prototype Standard Prototype & Production Stencil PCB Design The Best Quality PCB Supplier PCB Supplier of the Best Quality, Lowest Price Low Cost Prototype Standard Prototype & Production Stencil PCB Design Visit us: www. qualiecocircuits.co.nz OVERVIEW A thin

More information

The Impact of Reduced Solder Alloy Powder Size on Solder Paste Print Performance. Presented by Karl Seelig, V.P. Technology AIM Metals & Alloys

The Impact of Reduced Solder Alloy Powder Size on Solder Paste Print Performance. Presented by Karl Seelig, V.P. Technology AIM Metals & Alloys The Impact of Reduced Solder Alloy Powder Size on Solder Paste Print Performance Presented by Karl Seelig, V.P. Technology AIM Metals & Alloys Solder Powder Solder Powder Manufacturing and Classification

More information

Print Performance Studies Comparing Electroform and Laser-Cut Stencils

Print Performance Studies Comparing Electroform and Laser-Cut Stencils Print Performance Studies Comparing Electroform and Laser-Cut Stencils Rachel Miller Short William E. Coleman Ph.D. Photo Stencil Colorado Springs, CO Joseph Perault Parmi Marlborough, MA ABSTRACT There

More information

Investigating the Component Assembly Process Requirements

Investigating the Component Assembly Process Requirements Investigating the 01005-Component Assembly Process Requirements Rita Mohanty, Vatsal Shah, Arun Ramasubramani, Speedline Technologies, Franklin, MA Ron Lasky, Tim Jensen, Indium Corp, Utica, NY Abstract

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical

More information

CAN NANO-COATINGS REALLY IMPROVE STENCIL PERFORMANCE?

CAN NANO-COATINGS REALLY IMPROVE STENCIL PERFORMANCE? CAN NANO-COATINGS REALLY IMPROVE STENCIL PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The trajectory of electronic design and its associated miniaturization shows

More information

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS Chrys Shea Shea Engineering Services chrys@sheaengineering.com Ray Whittier Vicor Corporation VI Chip Division rwhittier@vicr.com

More information

DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS

DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF 01005 PASSIVE COMPONENTS J. Li 1, S. Poranki 1, R. Gallardo 2, M. Abtew 2, R. Kinyanjui 2, Ph.D., and K. Srihari 1, Ph.D. 1 Watson Institute for Systems

More information

AREA ARRAY TECHNOLOGY SYMPOSIUM

AREA ARRAY TECHNOLOGY SYMPOSIUM AREA ARRAY TECHNOLOGY SYMPOSIUM Using SPI to Improve Print Yields Chrys Shea Shea Engineering Services/ CGI Americas Ray Whittier Vicor Corporation VI Chip Division SHEA ENGINEERING SERVICES Agenda How

More information

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package

More information

EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION

EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION As originally published in the SMTA Proceedings EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION Neeta Agarwal a Robert Farrell a Joe Crudele b a Benchmark Electronics Inc., Nashua, NH, USA b Benchmark

More information

Quantitative Evaluation of New SMT Stencil Materials

Quantitative Evaluation of New SMT Stencil Materials Quantitative Evaluation of New SMT Stencil Materials Chrys Shea Shea Engineering Services Burlington, NJ USA Quyen Chu Sundar Sethuraman Jabil San Jose, CA USA Rajoo Venkat Jeff Ando Paul Hashimoto Beam

More information

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and

More information

Application Note 5026

Application Note 5026 Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry

More information

Stencil Technology: SMTA Carolinas Chapter & GMI 17Feb11 Bill Kunkle Manager Quality & Stencil Technology MET Associates Lumberton, NJ

Stencil Technology: SMTA Carolinas Chapter & GMI 17Feb11 Bill Kunkle Manager Quality & Stencil Technology MET Associates Lumberton, NJ Stencil Technology: 2011 SMTA Carolinas Chapter & GMI 17Feb11 Bill Kunkle Manager Quality & Stencil Technology MET Associates Lumberton, NJ 1 Current Stencil Technology Summary Processes, Materials, Capabilities,

More information

QUALITY SEMICONDUCTOR, INC.

QUALITY SEMICONDUCTOR, INC. Q QUALITY SEMICONDUCTOR, INC. AN-20 Board Assembly Techniques for 0.4mm Pin Pitch Surface Mount Packages Application Note AN-20 The need for higher performance systems continues to push both silicon and

More information

What s Coming Down the Tracks for Printing and Stencils?

What s Coming Down the Tracks for Printing and Stencils? What s Coming Down the Tracks for Printing and Stencils? Presented by: Chrys Shea, Shea Engineering Services Expert Panelists: Tony Lentz, FCT Companies Mark Brawley, Speedprint Jeff Schake, DEK-ASMPT

More information

So You Want to Print to and Below.6 AAR? Jim Price Western Regional Sales Manager

So You Want to Print to and Below.6 AAR? Jim Price Western Regional Sales Manager So You Want to Print to and Below.6 AAR? Jim Price Western Regional Sales Manager What is the Goal? Print to.6 and lower area aperture ratios (AAR) without the need to use exotic stencils or restricted

More information

Stencil Printing of Small Apertures

Stencil Printing of Small Apertures Stencil Printing of Small Apertures William E. Coleman Ph.D. Photo Stencil, Colorado Springs, CO Abstract Many of the latest SMT assemblies for hand held devices like cell phones present a challenge to

More information

Performance of Kapton Stencils vs Stainless Steel Stencils for Prototype Printing Volumes Processes

Performance of Kapton Stencils vs Stainless Steel Stencils for Prototype Printing Volumes Processes Performance of Kapton Stencils vs Stainless Steel Stencils for Prototype Printing Volumes Processes Hung Hoang BEST Inc Rolling Meadows IL hhoang@solder.net Bob Wettermann BEST Inc Rolling Meadows IL bwet@solder.net

More information

Chrys Shea Shea Engineering Services. Originally presented at the IPC Conference on Soldering and Reliability, November 2013, Costa Mesa, CA

Chrys Shea Shea Engineering Services. Originally presented at the IPC Conference on Soldering and Reliability, November 2013, Costa Mesa, CA Chrys Shea Shea Engineering Services Originally presented at the IPC Conference on Soldering and Reliability, November 2013, Costa Mesa, CA Introduction to Broadband (BB) Printing Traditional and New Approaches

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. Greeley, CO Abstract Reduction of first pass defects in the SMT assembly process minimizes cost, assembly

More information

A Technique for Improving the Yields of Fine Feature Prints

A Technique for Improving the Yields of Fine Feature Prints A Technique for Improving the Yields of Fine Feature Prints Dr. Gerald Pham-Van-Diep and Frank Andres Cookson Electronics Equipment 16 Forge Park Franklin, MA 02038 Abstract A technique that enhances the

More information

Copyright: Aculon, WINNER 2014 Circuits Assembly New Product Introduction Award

Copyright: Aculon, WINNER 2014 Circuits Assembly New Product Introduction Award Copyright: Aculon, Inc. @ 2014 WINNER 2014 Circuits Assembly New Product Introduction Award Agenda Overview Independent Testing & Studies - Print studies - Understencil Wipe studies - Durability Testing

More information

Performance Enhancing Nano Coatings: Changing the Rules of Stencil Design. Tony Lentz

Performance Enhancing Nano Coatings: Changing the Rules of Stencil Design. Tony Lentz Performance Enhancing Nano Coatings: Changing the Rules of Stencil Design Tony Lentz tlentz@fctassembly.com Outline/Agenda Introduction Experimental Design Results of Experiment Conclusions Acknowledgements

More information

TN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking

TN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking PCB Design Guidelines for 5x5 DFN Sensors Introduction This technical note is intended to provide information about Kionix s 5 x 5 mm DFN (non wettable flank, i.e. standard) packages and guidelines for

More information

VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION. Script Writer: Joel Kimmel, IPC

VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION. Script Writer: Joel Kimmel, IPC VIDEO VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION Script Writer: Joel Kimmel, IPC Below is a copy of the narration for the VT-35 videotape. The contents for this script were developed by

More information

HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE?

HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The surface finishes commonly used on printed circuit boards (PCBs) have

More information

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA FILL THE VOID III Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT This study is part three in a series of papers on voiding in solder joints and methods for mitigation of voids.

More information

RESERVOIR PRINTING IN DEEP CAVITIES

RESERVOIR PRINTING IN DEEP CAVITIES As originally published in the SMTA Proceedings RESERVOIR PRINTING IN DEEP CAVITIES Phani Vallabhajosyula, Ph.D., William Coleman, Ph.D., Karl Pfluke Photo Stencil Golden, CO, USA phaniv@photostencil.com

More information

Printing Practices for Components. Greg Smith

Printing Practices for Components. Greg Smith Printing Practices for 01005 Components Greg Smith gsmith@fctassembly.com Outline/Agenda Introduction 01005 Components-Size, Shape and usage Stencil Design Transfer Efficiencies Q & A Introduction 01005

More information

Optimization of Stencil Apertures to Compensate for Scooping During Printing.

Optimization of Stencil Apertures to Compensate for Scooping During Printing. Optimization of Stencil Apertures to Compensate for Scooping During Printing. Gabriel Briceno, Ph. D. Miguel Sepulveda, Qual-Pro Corporation, Gardena, California, USA. ABSTRACT This study investigates

More information

Chrys Shea Shea Engineering Services

Chrys Shea Shea Engineering Services Chrys Shea Shea Engineering Services IMAPS New England 41 st Symposium and Expo May 6, 2014 PCB Layout DFM Feedback loop Component type, size, location Stencil Design Foil thickness, steps, aperture sizes

More information

Ultra Fine Pitch Printing of 0201m Components. Jens Katschke, Solutions Marketing Manager

Ultra Fine Pitch Printing of 0201m Components. Jens Katschke, Solutions Marketing Manager Ultra Fine Pitch Printing of 0201m Components Jens Katschke, Solutions Marketing Manager Agenda Challenges in miniaturization 0201m SMT Assembly Component size and appearance Component trends & cooperation

More information

Process Development And Characterization Of The Stencil Printing Process For Small Apertures

Process Development And Characterization Of The Stencil Printing Process For Small Apertures Process Development And Characterization Of The Stencil Printing Process For Small Apertures Dr. Daryl Santos 1 and Dr. Rita Mohanty 2 1 SUNY Binghamton, Binghamton, New York, USA 2 Speedline Technologies,

More information

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051

More information

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? ABSTRACT Printing of solder paste and stencil technology has been well studied and many papers have been presented on the topic. Very

More information

COMPATIBILITY OF CLEANING AGENTS WITH NANO-COATED STENCILS

COMPATIBILITY OF CLEANING AGENTS WITH NANO-COATED STENCILS COMPATIBILITY OF CLEANING AGENTS WITH NANO-COATED STENCILS David Lober and Mike Bixenman, D.B.A. Kyzen Corporation Nashville, TN, USA david_lober@kyzen.com and mikeb@kyzen.com ABSTRACT High density and

More information

B. Flip-Chip Technology

B. Flip-Chip Technology B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve

More information

TN008. PCB Design Guidelines for 2x2 LGA Sensors. Introduction. 2x2 LGA Package Marking

TN008. PCB Design Guidelines for 2x2 LGA Sensors. Introduction. 2x2 LGA Package Marking PCB Design Guidelines for 2x2 LGA Sensors Introduction This technical note is intended to provide information about Kionix s 2 x 2 mm LGA packages and guidelines for developing PCB land pattern layouts.

More information

Stencil Technology. Agenda: Laser Technology Stencil Materials Processes Post Process

Stencil Technology. Agenda: Laser Technology Stencil Materials Processes Post Process Stencil Technology Agenda: Laser Technology Stencil Materials Processes Post Process Laser s YAG LASER Conventional Laser Pulses Laser beam diameter is 2.3mil Ridges in the inside walls of the apertures

More information

Printing and Assembly Challenges for QFN Devices

Printing and Assembly Challenges for QFN Devices Printing and Assembly Challenges for QFN Devices Rachel Short Photo Stencil Colorado Springs Benefits and Challenges QFN (quad flatpack, no leads) and DFN (dual flatpack, no lead) are becoming more popular

More information

OPERATING INSTRUCTIONS for. Gold-Print TM. Model SPR-10 Screen and Stencil Printer

OPERATING INSTRUCTIONS for. Gold-Print TM. Model SPR-10 Screen and Stencil Printer OPERATING INSTRUCTIONS for Gold-Print TM Model SPR-10 Screen and Stencil Printer TABLE OF CONTENTS INSTALLATION...3 Z ADJUSTMENTS...3 X, Y & Ø ADJUSTMENTS...4 CIRCUIT BOARD POSITIONING...5 ILLUSTRATIONS...6

More information

Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly

Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly tlentz@fctassembly.com Outline/Agenda Introduction Claims & questions about coatings Experiment design Results of coating performance

More information

Product Specification - LPS Connector Series

Product Specification - LPS Connector Series LPS Product Specification - LPS OVERVIEW The LPS products are solderable versions of those in the Neoconix LPM product series. Also developed for mobile devices and other space-constrained applications,

More information

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)

More information

OPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY

OPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY OPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY Clive Ashmore, Mark Whitmore, and Simon Clasper Dek Printing Machines Weymouth, United Kingdom ABSTRACT Within this paper the method of optimising a print

More information

SMT Assembly Considerations for LGA Package

SMT Assembly Considerations for LGA Package SMT Assembly Considerations for LGA Package 1 Solder paste The screen printing quantity of solder paste is an key factor in producing high yield assemblies. Solder Paste Alloys: 63Sn/37Pb or 62Sn/36Pb/2Ag

More information

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste YINCAE Advanced Materials, LLC WHITE PAPER October 2017 2017 YINCAE Advanced Materials, LLC - All Rights Reserved.

More information

Stencil Design Considerations to Improve Drop Test Performance

Stencil Design Considerations to Improve Drop Test Performance Design Considerations to Improve Drop Test Performance Jeff Schake DEK USA, inc. Rolling Meadows, IL Brian Roggeman Universal Instruments Corp. Conklin, NY Abstract Future handheld electronic products

More information

Applications of Solder Fortification with Preforms

Applications of Solder Fortification with Preforms Applications of Solder Fortification with Preforms Carol Gowans Indium Corporation Paul Socha Indium Corporation Ronald C. Lasky, PhD, PE Indium Corporation Dartmouth College ABSTRACT Although many have

More information

mcube WLCSP Application Note

mcube WLCSP Application Note AN-002 Rev.02 mcube WLCSP Application Note AN-002 Rev.02 mcube, Inc. 1 / 20 AN-002 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Wafer Level Chip Scale Package (WLCSP)

More information

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858)

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858) Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC mike.creeden@sdpcb.com (858)271-5722 1. Why we collaborate? 2. When do we collaborate? 3. Who do we collaborate with? 4. What do we collaborate?

More information

An Investigation into Printing Miniaturised Devices for the Automotive and Industrial Manufacturing Sectors

An Investigation into Printing Miniaturised Devices for the Automotive and Industrial Manufacturing Sectors As originally published in the IPC APEX EXPO Conference Proceedings. An Investigation into Printing Miniaturised Devices for the Automotive and Industrial Manufacturing Sectors Clive Ashmore Mark Whitmore

More information

IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES

IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES As originally published in the SMTA Proceedings. IMPROVED SMT AND BLR OF 0.35MM PITCH WAFER LEVEL PACKAGES Brian Roggeman and Beth Keser Qualcomm Technologies, Inc. San Diego, CA, USA roggeman@qti.qualcomm.com

More information

2x2 mm LGA Package Guidelines for Printed Circuit Board Design. Figure 1. 2x2 mm LGA package marking information.

2x2 mm LGA Package Guidelines for Printed Circuit Board Design. Figure 1. 2x2 mm LGA package marking information. 2x2 mm LGA Package Guidelines for Printed Circuit Board Design This technical note is intended to provide information about Kionix s 2 x 2 mm LGA packages and guidelines for developing PCB land pattern

More information

Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly

Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly Can Nano-Coatings Really Improve Stencil Performance? Tony Lentz FCT Assembly tlentz@fctassembly.com Outline/Agenda Introduction Claims & questions about coatings Experiment design Results of coating performance

More information

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.

More information

OPERATING INSTRUCTIONS FOR MODEL SPR-25 Manual Stencil Printer

OPERATING INSTRUCTIONS FOR MODEL SPR-25 Manual Stencil Printer OPERATING INSTRUCTIONS FOR MODEL SPR-25 Manual Stencil Printer TABLE OF CONTENTS I. INSTALLATION...3 II. SET-UP...4 III. Z AXIS ADJUSTMENT (Screen Height)...6 IV. X, Y AND Ø ADJUSTMENTS...6 V. SQUEEGEE

More information

Process Parameters Optimization For Mass Reflow Of 0201 Components

Process Parameters Optimization For Mass Reflow Of 0201 Components Process Parameters Optimization For Mass Reflow Of 0201 Components Abstract The research summarized in this paper will help to address some of the issues associated with solder paste mass reflow assembly

More information

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:

More information

Product Specification - LPM Connector Family

Product Specification - LPM Connector Family LPM Product Specification - LPM OVERVIEW Developed for mobile devices and other space-constrained applications, the Neoconix LPM line of connectors feature exceptional X-Y-Z density with a simple, highly

More information

Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling

Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling As originally published in the IPC APEX EXPO Conference Proceedings. Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling Katherine Wilkerson, Ian J. Wilding, Michael

More information

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS ABSTRACT Previous experimentation on a highly miniaturized and densely populated SMT assembly revealed the optimum stencil

More information

SOLDER PASTE STENCIL MANUFACTURING METHODS AND THEIR IMPACT ON PRECISION AND ACCURACY

SOLDER PASTE STENCIL MANUFACTURING METHODS AND THEIR IMPACT ON PRECISION AND ACCURACY SOLDER PASTE STENCIL MANUFACTURING METHODS AND THEIR IMPACT ON PRECISION AND ACCURACY Ahne Oosterhof Oosterhof Consulting Hillsboro, OR, USA ahne@oosterhof.com Stephan Schmidt LPKF Laser & Electronics

More information

Solder Paste Deposits and the Precision of Aperture Sizes

Solder Paste Deposits and the Precision of Aperture Sizes Solder Paste Deposits and the Precision of Aperture Sizes Ahne Oosterhof Eastwood Consulting Hillsboro, OR, USA ahne@oosterhof.com Stephan Schmidt LPKF Laser & Electronics Tualatin, OR, USA sschmidt@lpkfusa.com

More information

What the Designer needs to know

What the Designer needs to know White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:

More information

FACTORS AFFECTING STENCIL APERTURE DESIGN FOR NEXT GENERATION ULTRA FINE PITCH PRINTING

FACTORS AFFECTING STENCIL APERTURE DESIGN FOR NEXT GENERATION ULTRA FINE PITCH PRINTING FACTORS AFFECTING STENCIL APERTURE DESIGN FOR NEXT GENERATION ULTRA FINE PITCH PRINTING ABSTRACT: Miniaturisation is pushing the stencil printing process. As features become smaller, solder paste transfer

More information

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide SMT Troubleshooting Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide Solder Balling Solder Beading Bridging Opens Voiding Tombstoning Unmelted

More information

mcube LGA Package Application Note

mcube LGA Package Application Note AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors

More information

Application Bulletin 240

Application Bulletin 240 Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting

More information

AN INVESTIGATION INTO THE DURABILITY OF STENCIL COATING TECHNOLOGIES

AN INVESTIGATION INTO THE DURABILITY OF STENCIL COATING TECHNOLOGIES AN INVESTIGATION INTO THE DURABILITY OF STENCIL COATING TECHNOLOGIES Greg Smith and Tony Lentz FCT Assembly Greeley, CO, USA This paper and presentation was first presented at the 2017 IPC Apex Expo Technical

More information

Originally published in the Proceedings of IPC APEX/EXPO, March Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings

Originally published in the Proceedings of IPC APEX/EXPO, March Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings Originally published in the Proceedings of IPC APEX/EXPO, March 2014 Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings Chrys Shea Shea Engineering Services Burlington, NJ, USA

More information

Bob Willis Process Guides

Bob Willis Process Guides What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit

More information

Unlocking The Mystery of Aperture Architecture for Fine Line Printing

Unlocking The Mystery of Aperture Architecture for Fine Line Printing Unlocking The Mystery of Aperture Architecture for Fine Line Printing Clive Ashmore ASM Assembly Systems Weymouth, Dorset Abstract The art of screen printing solder paste for the surface mount community

More information

VERSAPRINT 2 The next generation

VERSAPRINT 2 The next generation VERSAPRINT 2 The next generation The sturdy basic version uses an area camera to align the substrate to the stencil and can use this to carry out optional inspection tasks. The stencil support can be adjusted

More information

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS

FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS Originally published in the Proceedings of SMTA International, Ft. Worth, TX, October, 2013 FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS ABSTRACT Previous experimentation

More information

Meeting Future Stencil Printing Challenges with Ultrafine Powder Solder Pastes

Meeting Future Stencil Printing Challenges with Ultrafine Powder Solder Pastes Meeting Future Stencil Printing Challenges with Ultrafine Powder Solder Pastes Authored by: Ed Briggs, Indium Corporation Abstract The explosive growth of personal electronic devices, such as mobile phones,

More information

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Li Ma, Fen Chen, and Dr. Ning-Cheng Lee Indium Corporation Clinton, NY mma@indium.com; fchen@indium.com; nclee@indium.com Abstract

More information

Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings

Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings Chrys Shea Shea Engineering Services Burlington, NJ, USA Ray Whittier Vicor VI CHiP Division Andover, MA, USA Eric Hanson Aculon

More information

A review of the challenges and development of. the electronics industry

A review of the challenges and development of. the electronics industry SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates

More information

Processes for Flexible Electronic Systems

Processes for Flexible Electronic Systems Processes for Flexible Electronic Systems Michael Feil Fraunhofer Institut feil@izm-m.fraunhofer.de Outline Introduction Single sheet versus reel-to-reel (R2R) Substrate materials R2R printing processes

More information

Application Note 100 AN100-2

Application Note 100 AN100-2 Recommended Land Pad Design, Assembly and Rework Guidelines for DC/DC µmodule in LGA Package David Pruitt February 2006 1.1 INTRODUCTION The Linear Technology µmodule solution combines integrated circuits

More information

A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM

A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM A FEASIBILITY STUDY OF 01005 CHIP COMPONENTS IN A LEAD-FREE SYSTEM Chrys Shea Dr. Leszek Hozer Cookson Electronics Assembly Materials Jersey City, New Jersey, USA Hitoshi Kida Mutsuharu Tsunoda Cookson

More information

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE

AND8081/D. Flip Chip CSP Packages APPLICATION NOTE Flip Chip CSP Packages Prepared by: Denise Thienpont ON Semiconductor Staff Engineer APPLICATION NOTE Introduction to Chip Scale Packaging This application note provides guidelines for the use of Chip

More information

SOLDER PASTE PRINTING (DVD-34C) v.2

SOLDER PASTE PRINTING (DVD-34C) v.2 This test consists of twenty multiple-choice questions. All questions are from the video: Solder Paste Printing (DVD-34C). Each question has only one most correct answer. Circle the letter corresponding

More information

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Laminate Based Fan-Out Embedded Die Technologies: The Other Option Laminate Based Fan-Out Embedded Die Technologies: The Other Option Theodore (Ted) G. Tessier, Tanja Karila*, Tuomas Waris*, Mark Dhaenens and David Clark FlipChip International, LLC 3701 E University Drive

More information

ELECTRONICS MANUFACTURE-Intrusive reflow

ELECTRONICS MANUFACTURE-Intrusive reflow ELECTRONICS MANUFACTURE-Intrusive reflow The reaction of process engineers with a background in reflow soldering to any description of the many methods of applying liquid solder will probably be to throw

More information

Fill the Void IV: Elimination of Inter-Via Voiding

Fill the Void IV: Elimination of Inter-Via Voiding Fill the Void IV: Elimination of Inter-Via Voiding Tony Lentz FCT Assembly Greeley, CO, USA Greg Smith BlueRing Stencils Lumberton, NJ, USA ABSTRACT Voids are a plague to our electronics and must be eliminated!

More information

Initial release of document

Initial release of document This specification covers the requirements for application of SMT Poke In Connectors for use on printed circuit (pc) board based LED strip lighting typically used for sign lighting. The connector accommodates

More information

WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies

WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies WLCSP and FlipChip Production Bumping Using Electroless Ni/Au Plating And Wafer Level Solder Sphere Transfer Technologies Andrew Strandjord, Jing Li, Axel Scheffler, and Thorsten Teutsch PacTech - Packaging

More information

Industry trends are boosting Jet Printing. Nico Coenen Global Sales Director Jet Printing

Industry trends are boosting Jet Printing. Nico Coenen Global Sales Director Jet Printing Industry trends are boosting Jet Printing Nico Coenen Global Sales Director Jet Printing Agenda What is Jet Printing Market Overview Industry Trends Typical Applications 2 What is Jet Printing What is

More information

NPL Report MATC(A)18 The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance

NPL Report MATC(A)18 The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance NPL Report The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance Ling Zou, Milos Dusek, Martin Wickham & Christopher Hunt August 01 NPL Report

More information

BGA (Ball Grid Array)

BGA (Ball Grid Array) BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED

More information