A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM
|
|
- Mark Payne
- 5 years ago
- Views:
Transcription
1 A FEASIBILITY STUDY OF CHIP COMPONENTS IN A LEAD-FREE SYSTEM Chrys Shea Dr. Leszek Hozer Cookson Electronics Assembly Materials Jersey City, New Jersey, USA Hitoshi Kida Mutsuharu Tsunoda Cookson Electronics Assembly Materials Hiratsuka, Japan Abstract A study was performed to understand the assembly constraints of the newest miniaturized package chip components, (or 0402 metric). The study included all facets of surface mount assembly: pad design and location, printability of the small deposits, placement tolerances on the components, and reflow capability of the small, lead-free deposits in an air environment. This study was a joint effort between two manufacturers: a solder paste developer and a pick and place machine supplier. The study tested multiple solder deposit sizes as part of an effort to characterize the repeatability of the paste prints and the paste s reflow fusion capability in air. It also tested several component placement orientations and offsets, and multiple padstacks. The result shows strong feasibility of devices in modern assembly systems, and discusses the parameters that produced the best results in the system under consideration. Keywords: Lead-Free, SMT Assembly, Miniaturization, Introduction Miniaturization in electronic products continually drives the need for smaller and smaller component packages. Smaller components bring solutions to designers seeking smaller form factors, but they also bring challenges to the assemblers. Several years ago, the package size known as 0201 (Imperial) or 0603 (metric) presented new challenges to assemblers. Many studies were performed to show the feasibility. Now, the package size known as (Imperial) or 0402 (metric) is now available. The 0402 is approximately one-fourth the size of an The relative sizes of chip components are shown in figure 1. Figure 1. Relative sizes of chip components Experimental Setup Four major tests were included in the experiment. Characteristics that were tested for included Printability Reflow Capability Placement Accuracy Self-Alignment A diagram of the test vehicle is shown in figure 2. Because the details of the design are difficult to see in the small graphic, a larger view is shown in Appendix A. The test vehicle combined varying rectangular pad dimensions, spacing between pads, and spacing between components.
2 C=0.22 C=0.18 C=0.14 P=0.05 P=0.07 P=0.07 A=0.22 P=0.05 P=0.07 G=0.12 Pad sizes: C: vertical A: horizontal G: space between pads P: space between components G=0.18 P=0.05 P=0.07 P=0.07 A=0.14 G=0.12 P=0.07 P=0.05 P=0.05 P=0.07 A=0.14 P=0.05 P=0.07 G=0.08 G=0.12 G=0.08 G=0.18 G=0.12 G=0.08 G=0.18 G=0.12 G= x 0402mm components 0402 in each yellow area No stencil apertures Figure Test Vehicle. Larger view can be seen in Appendix A. A laser cut stainless steel stencil was used for the print tests. It was 80um (3mil) thick. The rectangular apertures were reduced by 10% of pad area; the circular apertures were designed with the diameter equal to the shorter side of the rectangular pad. The printability test used visual inspection, as the deposit size was too small for accurate automatic inspection. The major criterion was deposit shape. A Yamaha YVP-Xg printer used the following parameter settings: Print Speed, 50 mm/sec; Squeegee type, both metal and poly; Print Pressure, 50 N; Separation Speed, 18 mm/sec; and Wipe Frequency, 1 (each print). Three different Type 5 pastes were used. Specifications of the pastes can be found in Appendix B. Two different aperture shapes and 3 sizes were used, for a total of six deposit types per paste. Reflow capability was determined by the smallest deposit to fully fuse in an air-environment reflow process. The reflow equipment was a Tamura TNR25-537PH 7-zone oven. Two profiles were used: one that soaked at 170C for 2 minutes and one that soaked at 180C for 2 minutes. Peak temperature for both was 230C. Profiles can be seen in figures 3 and 4. Figure C soak profile A chip placing test was performed to determine the necessary accuracy of the placer and explore the limits of the process window with respect to defects and selfcentering. A Yamaha YV88Xg was used to perform the tests. It has a mounting accuracy of 0.05mm (2mil). Placement pressure, location and rotation were varied. Placements were programmed with each combination of following offsets: 0 and 0.05mm in X and Y; -0.2mm, 0, and +0.2mm in Z, and 0 25 degrees theta in 5 degree increments. Tolerances of the test boards, stencil, and components that were used in this test are shown in figure 5. Figure 5. Tolerance stack up of test assembly components Figure C soak profile Results Three Type 5 Lead-Free pastes were tested. They were labeled A, B and C. Paste C provided the best printability. Its smallest acceptable print size was 0.16mm (6.3mil) square or 0.18mm (7.1mil) round with metal squeegee, and 0.13mm (5.1mil) square or 0.14mm (5.5 mil) round with rubber squeegee. Photographs of the smallest acceptable prints with metal squeegee with Paste C are shown in figures 6 and 7. Photographs of all test prints can be seen in Appendix C.
3 Figure mm (6.2mil) square features Figure mm (7.1mil) round deposits after reflow Paste C exhibited the best print and reflow characteristics, therefore it was used for the remainder of the tests. A nitrogen reflow environment was not included with this test. It is hypothesized that smaller features, on the order of 0.13mm (5mil) square and 0.14mm (5.5mil) round would reflow under nitrogen. Recall that the smallest acceptable print deposit size was 0.16 and Therefore there was no need to explore reflow properties of a deposit size that could not be repeatably printed. Figure mm (7.1mil) round features Of the three pastes tested for reflow characteristics, Paste C also performed the best, with the finest features to completely reflow in air sized 0.16mm (6.3mil) square or 0.18mm (7.1mil) round. This coincided with the finest feature this paste could repeatably print. Photos of reflowed deposits are shown in figures 8 and 9. Placement tests showed that the current capability of the equipment is sufficient for 0402/01005 placement. Even offsets of 0.05mm (2mil) in both X and Y resulted in centered components after reflow. Figure 10 shows the post-reflow state of the offset components. Theta offsets as much as 25 o also self-centered in the reflow process; however, offsets of 10 o or less are preferred. Figures 11 and 12 show 10 o rotations before and after reflow. Figure mm (6.3 mil) square deposits after Figure 10. Post-reflow alignment of 0402/01005 devices placed with 0.05mm offsets in X and Y.
4 Figure /01005 components placed with 10 o theta offset. Figure /01005 component floating on solder due to insufficient placement pressure. The solder reflowed, but did not wet to the component floating on top of it. The next larger force, 0mm Z, did squeeze some paste out from under the component, but eliminated floating issues. The largest placement force, +0.2mm Z, squeezed too much paste out from under the component. This effectively broke up the solder deposits, making them smaller than their reflow capability, and left some paste unfused. Figure /01005 components that were rotated 10 o theta self-centered during the reflow process Placement pressure of -0.2mm Z was the weakest force tested, and showed good placement characteristics with very little paste spread. Placement pressures this light require good tack force. The paste in this test had a tack force of 100fg, which appeared to be sufficient to maintain the components positions throughout the normal conveying process on the assembly equipment. Observations made during this test included mispicks, where the component was left in the tape pocket, but once a component was successfully picked, no issues were noted with vision alignment or dropping of the devices prior to placement. No tombstones or blown off components were observed. With respect to design guidelines for the PWB itself, this experiment showed a minimum end-to-end spacing of 0.07 mm (2.8mil). Figures 14 and 15 show the results of pad spacing at 0.07mm and 0.05mm. This force may be a little light, as several components floated on top the solder during the reflow process. An example is shown in figure 13. Figure /01005 components placed with 0.07mm gap between pads. No solder bridges observed.
5 Figure /01005 components placed with 0.05mm gaps between pads. Notice the solder bridges. Conclusion Technological feasibility of assembling component package sizes known as Imperial or 0402 metric has been proven in a lead-free alloy system. Type 5 solder pastes were used with demanding, extended-soak reflow profiles. Typical assembly equipment was used. With the exception of a special nozzle size for the component, no modifications were made to the printer, chip placer, or reflow oven. Typical print parameters were used with a standard laser cut stencil. Of three pastes, the best performer in both print and reflow characteristics was candidate C, which is now commercially known as ALPHA OM-325. The finest features to print repeatably and reflow completely in air were 0.16mm (6.3mil) square and 0.18mm (7.1mil) round. Initial definition of the process window shows that with the proper material set, the components may be placed off-center by as much as 0.05mm (2mil) in both X and Y axes. It may also be misplaced by up to 25 o in theta, but less than 10 o is preferred. Placement pressure is critical. Too little may result in component floating. Too much may cause solder deposits to break up and not fully fuse in reflow. Gross misplacement of the components may also have the same effect on reflow characteristics. Component locations on the circuit board should be spaced no closer than 0.07mm (2.8mil) to eliminate the defect mode of solder bridging. Acknowledgement The authors wish to express their thanks to the Yamaha Japan Technical Support Group for their participation in this study.
6 APPENDIX A Diagram of Test Vehicle C=0.22 C=0.18 C=0.14 P=0.05 P=0.07 P=0.07 A=0.22 P=0.05 P=0.07 G=0.12 Pad sizes: C: vertical A: horizontal G: space between pads P: space between components G=0.18 P=0.05 P=0.07 P=0.07 A=0.14 P=0.07 P=0.05 G=0.12 P=0.05 P=0.07 A=0.14 P=0.05 P=0.07 G=0.08 G=0.12 G=0.08 G=0.18 G=0.12 G=0.08 G=0.18 G=0.12 G= x 0402mm components in each yellow area 0402 No stencil apertures
7 APPENDIX B Specifications of Solder Paste Candidates PASTE A PASTE B PASTE C Solder Material 96.5Sn/3Ag/0.5Cu 96.5Sn/3Ag/0.5Cu 96.5Sn/3Ag/0.5Cu Metal content 88.3wt 88.2wt 88.5wt Solder Size m m m Viscocity 2000 P 2000 P 2000 P TI index Ionic Halide Present NO NO NO Hot Slump mm Solder Spread Ratio % (non JIS method - stencil print) Tackiness (gf) 1h 2h 1h 2h 1h 2h
8 APPENDIX C Photos of Print Tests PASTE A 0.20mm 0.16mm 0.13mm 0.22mm 0.18mm 0.14mm
9 PASTE B
10 PASTE C 0.20mm 0.16mm 0.13mm 0.22mm 0.18mm 0.14mm
Bumping of Silicon Wafers using Enclosed Printhead
Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology
More informationUltra Fine Pitch Printing of 0201m Components. Jens Katschke, Solutions Marketing Manager
Ultra Fine Pitch Printing of 0201m Components Jens Katschke, Solutions Marketing Manager Agenda Challenges in miniaturization 0201m SMT Assembly Component size and appearance Component trends & cooperation
More informationSMT Assembly Considerations for LGA Package
SMT Assembly Considerations for LGA Package 1 Solder paste The screen printing quantity of solder paste is an key factor in producing high yield assemblies. Solder Paste Alloys: 63Sn/37Pb or 62Sn/36Pb/2Ag
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION Super Low Void Solder Paste SE/SS/SSA48-M956-2 [ Contents ] 1. FEATURES...2 2. SPECIFICATIONS...2 3. VISCOSITY VARIATION IN CONTINUAL PRINTING...3 4. PRINTABILITY..............4 5.
More informationAPPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS
Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and
More informationno-clean and halide free INTERFLUX Electronics N.V.
Delphine series no-clean and halide free s o l d e r p a s t e INTERFLUX Electronics N.V. Product manual Key properties - Anti hidden pillow defect - Low voiding chemistry - High stability - High moisture
More informationM series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp Ver. 42017e.2 Prepared on Oct. 26, 2007 Koki no-clean LEAD FREE solder paste Anti-Pillow Defect Product information This Product Information contains product performance assessed strictly
More informationVT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION. Script Writer: Joel Kimmel, IPC
VIDEO VT-35 SOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION Script Writer: Joel Kimmel, IPC Below is a copy of the narration for the VT-35 videotape. The contents for this script were developed by
More informationBroadband Printing: The New SMT Challenge
Broadband Printing: The New SMT Challenge Rita Mohanty & Vatsal Shah, Speedline Technologies, Franklin, MA Gary Nicholls, Ron Tripp, Cookson Electronic Assembly Materials Engineered Products, Johnson City,
More information& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp #46019E Revised on JUN 15, 2009 Koki no-clean LEAD FREE solder paste Super Low-Void & Anti-pillow Product information Pillow defect This Product Information contains product performance
More informationSOLDER PASTE PRINTING DEFECT ANALYSIS AND PREVENTION (DVD-35C)
This test consists of twenty multiple-choice questions. All questions are from the video: Solder Paste Printing Defect Analysis and Prevention (DVD-35C). Each question has only one most correct answer.
More informationDESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS
DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF 01005 PASSIVE COMPONENTS J. Li 1, S. Poranki 1, R. Gallardo 2, M. Abtew 2, R. Kinyanjui 2, Ph.D., and K. Srihari 1, Ph.D. 1 Watson Institute for Systems
More informationSMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide
SMT Troubleshooting Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide Solder Balling Solder Beading Bridging Opens Voiding Tombstoning Unmelted
More informationEVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION
As originally published in the SMTA Proceedings EVALUATION OF STENCIL TECHNOLOGY FOR MINIATURIZATION Neeta Agarwal a Robert Farrell a Joe Crudele b a Benchmark Electronics Inc., Nashua, NH, USA b Benchmark
More informationUnderstanding stencil requirements for a lead-free mass imaging process
Electronics Technical Understanding stencil requirements for a lead-free mass imaging process by Clive Ashmore, DEK Printing Machines, United Kingdom Many words have been written about the impending lead-free
More informationS3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.
www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product
More informationOPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY
OPTIMIZING THE PRINT PROCESS FOR MIXED TECHNOLOGY Clive Ashmore, Mark Whitmore, and Simon Clasper Dek Printing Machines Weymouth, United Kingdom ABSTRACT Within this paper the method of optimising a print
More informationmcube WLCSP Application Note
AN-002 Rev.02 mcube WLCSP Application Note AN-002 Rev.02 mcube, Inc. 1 / 20 AN-002 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Wafer Level Chip Scale Package (WLCSP)
More informationApplications of Solder Fortification with Preforms
Applications of Solder Fortification with Preforms Carol Gowans Indium Corporation Paul Socha Indium Corporation Ronald C. Lasky, PhD, PE Indium Corporation Dartmouth College ABSTRACT Although many have
More informationPrint Performance Studies Comparing Electroform and Laser-Cut Stencils
Print Performance Studies Comparing Electroform and Laser-Cut Stencils Rachel Miller Short William E. Coleman Ph.D. Photo Stencil Colorado Springs, CO Joseph Perault Parmi Marlborough, MA ABSTRACT There
More informationUnderstanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling
As originally published in the IPC APEX EXPO Conference Proceedings. Understanding the Effect of Process Changes and Flux Chemistry on Mid-Chip Solder Balling Katherine Wilkerson, Ian J. Wilding, Michael
More informationSTENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS
STENCIL CONSIDERATIONS FOR MINIATURE COMPONENTS William E. Coleman, Ph.D. Photo Stencil Colorado Springs, CO, USA ABSTRACT SMT Assembly is going through a challenging phase with the introduction of miniature
More informationRESERVOIR PRINTING IN DEEP CAVITIES
As originally published in the SMTA Proceedings RESERVOIR PRINTING IN DEEP CAVITIES Phani Vallabhajosyula, Ph.D., William Coleman, Ph.D., Karl Pfluke Photo Stencil Golden, CO, USA phaniv@photostencil.com
More informationSMART GROUP STANDARD. Control of Solder Paste used in Electronic Assembly Process. SMART Group. 2 Normative References
2 Normative References The Test Methods employed are adapted from IPC-TM-650 comprising: SMART GROUP STANDARD Control of Solder Paste used in Electronic Assembly Process Number: SG PCT 01 Control of Solder
More informationGSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.
www.ko-ki.co.jp #47012E 2011.09.27 LEAD FREE solder paste TOYOTA s recommended solder paste for automotive electronics Product information Crack-Free Residue This Product Information contains product performance
More informationProcess Parameters Optimization For Mass Reflow Of 0201 Components
Process Parameters Optimization For Mass Reflow Of 0201 Components Abstract The research summarized in this paper will help to address some of the issues associated with solder paste mass reflow assembly
More informationQuantitative Evaluation of New SMT Stencil Materials
Quantitative Evaluation of New SMT Stencil Materials Chrys Shea Shea Engineering Services Burlington, NJ USA Quyen Chu Sundar Sethuraman Jabil San Jose, CA USA Rajoo Venkat Jeff Ando Paul Hashimoto Beam
More informationEngineering Manual LOCTITE GC 10 T3 Solder Paste
Engineering Manual LOCTITE GC T Solder Paste Suitable for use with: Standard SAC Alloys GC The Game Changer Contents. Performance Summary. Introduction: Properties, Features & Benefits. Operating Parameters
More informationInvestigating the Component Assembly Process Requirements
Investigating the 01005-Component Assembly Process Requirements Rita Mohanty, Vatsal Shah, Arun Ramasubramani, Speedline Technologies, Franklin, MA Ron Lasky, Tim Jensen, Indium Corp, Utica, NY Abstract
More informationPrepared by Qian Ouyang. March 2, 2013
AN075 Rework Process for TQFN Packages Rework Process for TQFN Packages Prepared by Qian Ouyang March 2, 2013 AN075 Rev. 1.1 www.monolithicpower.com 1 ABSTRACT MPS proprietary Thin Quad Flat package No
More informationStencil Printing of Small Apertures
Stencil Printing of Small Apertures William E. Coleman Ph.D. Photo Stencil, Colorado Springs, CO Abstract Many of the latest SMT assemblies for hand held devices like cell phones present a challenge to
More informationFINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS
FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS ABSTRACT Previous experimentation on a highly miniaturized and densely populated SMT assembly revealed the optimum stencil
More informationPCB Supplier of the Best Quality, Lowest Price and Reliable Lead Time. Low Cost Prototype Standard Prototype & Production Stencil PCB Design
The Best Quality PCB Supplier PCB Supplier of the Best Quality, Lowest Price Low Cost Prototype Standard Prototype & Production Stencil PCB Design Visit us: www. qualiecocircuits.co.nz OVERVIEW A thin
More informationOptimization of Stencil Apertures to Compensate for Scooping During Printing.
Optimization of Stencil Apertures to Compensate for Scooping During Printing. Gabriel Briceno, Ph. D. Miguel Sepulveda, Qual-Pro Corporation, Gardena, California, USA. ABSTRACT This study investigates
More informationStep Stencil Technology
Step Stencil Technology Greg Smith gsmith@fctassembly.com Tony Lentz tlentz@fctassembly.com Outline/Agenda Introduction Step Stencils Technologies Step Stencil Design Printing Experiment Experimental Results
More informationInvestigating the Metric 0201 Assembly Process
As originally published in the SMTA Proceedings Investigating the Metric 0201 Assembly Process Clive Ashmore ASM Assembly Systems Weymouth, UK Abstract The advance in technology and its relentless development
More informationUltra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads
Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Li Ma, Fen Chen, and Dr. Ning-Cheng Lee Indium Corporation Clinton, NY mma@indium.com; fchen@indium.com; nclee@indium.com Abstract
More informationHOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?
HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? ABSTRACT Printing of solder paste and stencil technology has been well studied and many papers have been presented on the topic. Very
More informationMeeting Future Stencil Printing Challenges with Ultrafine Powder Solder Pastes
Meeting Future Stencil Printing Challenges with Ultrafine Powder Solder Pastes Authored by: Ed Briggs, Indium Corporation Abstract The explosive growth of personal electronic devices, such as mobile phones,
More informationApplication Note 5026
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More informationQUALITY SEMICONDUCTOR, INC.
Q QUALITY SEMICONDUCTOR, INC. AN-20 Board Assembly Techniques for 0.4mm Pin Pitch Surface Mount Packages Application Note AN-20 The need for higher performance systems continues to push both silicon and
More informationGrypper GrypperG40 GrypperG80
Grypper GrypperG40 GrypperG80 High performance net zero footprint engineering test sockets ATTACHMENT AND REMOVAL GUIDE Before You Begin ABOUT THIS GUIDE Welcome to the Grypper Product Test Socket Attachment
More informationSelecting Stencil Technologies to Optimize Print Performance
As originally published in the IPC APEX EXPO Conference Proceedings. Selecting Stencil Technologies to Optimize Print Performance Chrys Shea Shea Engineering Services Burlington, NJ USA Abstract The SMT
More informationApplication Note AN-1011
AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip
More informationmcube LGA Package Application Note
AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors
More informationPressure Sensor Surface Mount (SMT) Guidelines
Pressure Sensor Surface Mount (SMT) Guidelines A Technical Note 1.0 INTRODUCTION The purpose of this Technical Note is to assist the end-user with pressure sensor (subsequently referred to as sensor )
More informationStencil Technology. Agenda: Laser Technology Stencil Materials Processes Post Process
Stencil Technology Agenda: Laser Technology Stencil Materials Processes Post Process Laser s YAG LASER Conventional Laser Pulses Laser beam diameter is 2.3mil Ridges in the inside walls of the apertures
More informationPRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE
PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE Product Name Product Code #515 LEAD FREE PASTE Sn99.0/Ag0.3/Cu0.7 EMCO#515-315P DOC CATEGORY: 3 PF EMCO#515-315P 14062010 REV.B Page 1 of 5 PRODUCT DESCRIPTION
More informationAssembly Instructions for SCC1XX0 series
Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2
More informationTN016. PCB Design Guidelines for 5x5 DFN Sensors. Introduction. Package Marking
PCB Design Guidelines for 5x5 DFN Sensors Introduction This technical note is intended to provide information about Kionix s 5 x 5 mm DFN (non wettable flank, i.e. standard) packages and guidelines for
More informationMEASURING TINY SOLDER DEPOSITS WITH ACCURACY AND REPEATABILITY
MEASURING TINY SOLDER DEPOSITS WITH ACCURACY AND REPEATABILITY Brook Sandy-Smith Indium Corporation Clinton, NY, USA bsandy@indium.com Joe Perault PARMI USA Marlborough, MA, USA jperault@parmiusa.com ABSTRACT:
More informationBOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES
BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.
More informationFLIP CHIP LED SOLDER ASSEMBLY
As originally published in the SMTA Proceedings FLIP CHIP LED SOLDER ASSEMBLY Gyan Dutt, Srinath Himanshu, Nicholas Herrick, Amit Patel and Ranjit Pandher, Ph.D. Alpha Assembly Solutions South Plainfield,
More informationAssembly Instructions for SCA6x0 and SCA10x0 series
Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. Greeley, CO Abstract Reduction of first pass defects in the SMT assembly process minimizes cost, assembly
More informationHandling and Processing Details for Ceramic LEDs Application Note
Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.
More informationAREA ARRAY TECHNOLOGY SYMPOSIUM
AREA ARRAY TECHNOLOGY SYMPOSIUM Using SPI to Improve Print Yields Chrys Shea Shea Engineering Services/ CGI Americas Ray Whittier Vicor Corporation VI Chip Division SHEA ENGINEERING SERVICES Agenda How
More informationSolder Paste Deposits and the Precision of Aperture Sizes
Solder Paste Deposits and the Precision of Aperture Sizes Ahne Oosterhof Eastwood Consulting Hillsboro, OR, USA ahne@oosterhof.com Stephan Schmidt LPKF Laser & Electronics Tualatin, OR, USA sschmidt@lpkfusa.com
More informationModule No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures
An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 35 Vapour phase soldering
More informationThe Impact of Reduced Solder Alloy Powder Size on Solder Paste Print Performance. Presented by Karl Seelig, V.P. Technology AIM Metals & Alloys
The Impact of Reduced Solder Alloy Powder Size on Solder Paste Print Performance Presented by Karl Seelig, V.P. Technology AIM Metals & Alloys Solder Powder Solder Powder Manufacturing and Classification
More informationJU-48P. Heat Curable SMT Adhesive for Printing. Product Information. Heat Curing Type SMT Adhesive for Printing. Contents.
www.ko-ki.co.jp #51010E Revised on June 16, 2014 Heat Curing Type SMT Adhesive for Printing Heat Curable SMT Adhesive for Printing JU-48P Product Information This Product Information contains product performances
More informationAND8081/D. Flip Chip CSP Packages APPLICATION NOTE
Flip Chip CSP Packages Prepared by: Denise Thienpont ON Semiconductor Staff Engineer APPLICATION NOTE Introduction to Chip Scale Packaging This application note provides guidelines for the use of Chip
More informationA Technique for Improving the Yields of Fine Feature Prints
A Technique for Improving the Yields of Fine Feature Prints Dr. Gerald Pham-Van-Diep and Frank Andres Cookson Electronics Equipment 16 Forge Park Franklin, MA 02038 Abstract A technique that enhances the
More informationSOLDER PASTE PRINTING (DVD-34C) v.2
This test consists of twenty multiple-choice questions. All questions are from the video: Solder Paste Printing (DVD-34C). Each question has only one most correct answer. Circle the letter corresponding
More informationContact Material Division Business Unit Assembly Materials
Contact Material Division Business Unit Assembly Materials MICROBOND SOP 91121 P SAC305-89 M3 C Seite 1 Print Performance Soldering Performance General Information MICROBOND SOP 91121 P SAC305-89 M3 Technical
More informationBob Willis Process Guides
What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit
More informationBGA (Ball Grid Array)
BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED
More informationPerformance of Kapton Stencils vs Stainless Steel Stencils for Prototype Printing Volumes Processes
Performance of Kapton Stencils vs Stainless Steel Stencils for Prototype Printing Volumes Processes Hung Hoang BEST Inc Rolling Meadows IL hhoang@solder.net Bob Wettermann BEST Inc Rolling Meadows IL bwet@solder.net
More informationNPL Report MATC(A)18 The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance
NPL Report The Effect of Solder Alloy, Metal Particle Size and Substrate Resist on Fine Pitch Stencil Printing Performance Ling Zou, Milos Dusek, Martin Wickham & Christopher Hunt August 01 NPL Report
More informationAN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages
Introduction AN-5067 Fairchild Semiconductor Application Note September 2005 Revised September 2005 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages The current miniaturization trend
More informationA review of the challenges and development of. the electronics industry
SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates
More informationVERSAPRINT 2 The next generation
VERSAPRINT 2 The next generation The sturdy basic version uses an area camera to align the substrate to the stencil and can use this to carry out optional inspection tasks. The stencil support can be adjusted
More informationFINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS
FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS Chrys Shea Shea Engineering Services chrys@sheaengineering.com Ray Whittier Vicor Corporation VI Chip Division rwhittier@vicr.com
More informationChrys Shea Shea Engineering Services. Originally presented at the IPC Conference on Soldering and Reliability, November 2013, Costa Mesa, CA
Chrys Shea Shea Engineering Services Originally presented at the IPC Conference on Soldering and Reliability, November 2013, Costa Mesa, CA Introduction to Broadband (BB) Printing Traditional and New Approaches
More informationinemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project
inemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project Version # 2.0 Date: 27 May 2008 Project Leader: Shoukai Zhang - Huawei Co-Project Leader: TC Coach: Basic Project
More informationChrys Shea Shea Engineering Services
Chrys Shea Shea Engineering Services IMAPS New England 41 st Symposium and Expo May 6, 2014 PCB Layout DFM Feedback loop Component type, size, location Stencil Design Foil thickness, steps, aperture sizes
More informationPAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _
PAGE 1/6 ISSUE Jul-24-2017 SERIES Micro-SPDT PART NUMBER R516 XXX 10X R516 series: the RAMSES concept merges with the SLIM LINE technology, breaking up the frequency limits of SMT switches : - FULL SMT
More informationWhat the Designer needs to know
White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationAND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE
Board Level Application Notes for DFN and QFN Packages Prepared by: Steve St. Germain ON Semiconductor APPLICATION NOTE INTRODUCTION Various ON Semiconductor components are packaged in an advanced Dual
More informationFINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS
Originally published in the Proceedings of SMTA International, Ft. Worth, TX, October, 2013 FINE TUNING THE STENCIL MANUFACTURING PROCESS AND OTHER STENCIL PRINTING EXPERIMENTS ABSTRACT Previous experimentation
More informationSIPLACE SMT-InSIghTS Process Technology
SIPLACE SMT-InSIghTS 01005 Process Technology Editorial The trend towards squeezing more functions into ever smaller components continues unabated in the field of surface-mount technology. The manufacturers
More informationTN008. PCB Design Guidelines for 2x2 LGA Sensors. Introduction. 2x2 LGA Package Marking
PCB Design Guidelines for 2x2 LGA Sensors Introduction This technical note is intended to provide information about Kionix s 2 x 2 mm LGA packages and guidelines for developing PCB land pattern layouts.
More informationCAN NANO-COATINGS REALLY IMPROVE STENCIL PERFORMANCE?
CAN NANO-COATINGS REALLY IMPROVE STENCIL PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The trajectory of electronic design and its associated miniaturization shows
More informationTN019. PCB Design Guidelines for 3x2.5 LGA Sensors Revised. Introduction. Package Marking
PCB Design Guidelines for 3x2.5 LGA Sensors Revised Introduction This technical note is intended to provide information about Kionix s 3 x 2.5 mm LGA packages and guidelines for developing PCB land pattern
More informationSurface Mount Technology Integration of device connection technology in the SMT process Let s connect. White Paper
Surface Mount Technology Integration of device connection technology in the SMT process Let s connect White Paper Surface Mount Technology Integration of device connectivity in the SMT process Today's
More informationSolder Pastes. for electronics manufacturing. Solder Wires Solder Pastes Fluxes Solder Bars
Solder Wires Solder Pastes Fluxes Solder Bars Soldering equipment Measurement and testing systems Conformal Coatings Accessories Solder Pastes for electronics manufacturing WE HAVE THE RIGHT SOLDER PASTE
More information!"#$%&'()'*"+,+$&#' ' '
!"#$%&'()'*"+,+$&#' *"89"+&+6'B22&83%45'8/6&10/%2'A"1'/22&83%4'/+#'C"0+0+D'8&67"#2'0+'&%&
More informationPAGE 1/6 ISSUE SERIES Micro-SPDT PART NUMBER R516 XXX 10X. (All dimensions are in mm [inches]) R 516 _ 1 0 _
PAGE 1/6 ISSUE 15-10-18 SERIES Micro-SPDT PART NUMBER R516 XXX 10X R516 series: the RAMSES concept merges with the SLIM LINE technology, breaking up the frequency limits of SMT switches : - FULL SMT TECHNOLOGY
More informationTHE QUICK POCKET REFERENCE FOR TIN/LEAD AND LEAD-FREE SOLDER ASSEMBLY
THE QUICK POCKET REFERENCE FOR TIN/LEAD AND LEAD-FREE SOLDER ASSEMBLY Solder plus Support Copyright 2008 by AIM All rights reserved. No part of this work covered by the copyright hereon may be reproduced
More informationStencil Design and Design for Manufacturability (DFM) Overview
12 Sunnyside Dr Durham, New Hampshire 03824 USA Ph: (603) 868-1754 E-Mail: ITM@ITMConsulting.org Stencil Design and Presentation: Presenter: Duration: Stencil Design and Joe Belmonte 90 Minutes Presentation
More informationApplication Note AN SupIRBuck Power Quad Flat No-Lead (PQFN) Board Mounting Application Note
Application Note AN-1132 SupIRBuck Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Device construction...2 Design considerations...3 Assembly considerations...4 Mechanical
More informationLED Mounting Techniques
LED Mounting Techniques Contents 1. Introduction 2. Solder Paste Printing 3. LED Placement 4. Reflow Soldering 5. Verification of LED Mounting Performance 6. Others 7. Request 1/13 LED Mounting Techniques
More informationFlip Chip Installation using AT-GDP Rework Station
Flip Chip Installation using AT-GDP Rework Station Introduction An increase in implementation of Flip Chips, Dies, and other micro SMD devices with hidden joints within PCB and IC assembly sectors requires
More informationDevelopment, Testing and Implementation of SAMP-Based Stencil Nano Coatings
Development, Testing and Implementation of SAMP-Based Stencil Nano Coatings Chrys Shea Shea Engineering Services Burlington, NJ, USA Ray Whittier Vicor VI CHiP Division Andover, MA, USA Eric Hanson Aculon
More informationPrinting Practices for Components. Greg Smith
Printing Practices for 01005 Components Greg Smith gsmith@fctassembly.com Outline/Agenda Introduction 01005 Components-Size, Shape and usage Stencil Design Transfer Efficiencies Q & A Introduction 01005
More informationAssembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s
Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s By: MacDermind Final Finish Team MacDermid Inc. Flat solderable surface finishes are required for the increasingly dense PCB designs.
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationTOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC
TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package
More information