CIS 890: High-Assurance Systems

Size: px
Start display at page:

Download "CIS 890: High-Assurance Systems"

Transcription

1 CIS 890: High-Assurance Systems Hazard Analysis Lecture: Failure Modes, Effects, and Criticality Analysis Copyright 2016, John Hatcliff, Kim Fowler. The syllabus and all lectures for this course are copyrighted materials and may not be used in other course settings outside of Kansas State University in their current form or modified form without the express written permission of one of the copyright holders. During this course, students are prohibited from selling notes to or being paid for taking notes by any person or commercial firm without the express written permission of one of the copyright holders.

2 FMEA Overview What? What are the main questions that FMEA tries to answer? Consider each component in the system (e.g., the temperature sensor) What are the ways (modes) in which a component can fail? For each failure mode, what are the observable effects of each failure at the component boundary? Isolette Nurse Operator Interface For each failure mode, how do the effects of the failure propagate through the system? Incorrect Temperature Reading No Temperature Reading Temperature Sensor Current Temperature Heat Operator Settings Infant Operator Feedback Incorrect Heat control Heat Thermostat Control Air Harm air too hot or too cold for baby Heat Heat Source Undesirable Air Temperature Note: FMEA most naturally focuses on hardware failures (as opposed to software) and impact on component and system reliability (as opposed to safety) What is the potential consequence at the system boundary that could lead to harm?

3 FMEA Overview How? How is the analysis information recorded? What are the ways (modes) in which a component can fail? For each failure mode, what are the observable effects of each failure at the component boundary? What is the potential consequence at the system boundary that could lead to harm?

4 FMEA Overview When? When in the development lifecycle is the analysis performed?! Part of detailed design hazard analysis type (DD-HAT in Erikson s classification);! Performed once the system design is completed and you have schematics or detailed functional descriptions of components/modules

5 FMEA Overview When? When in the development lifecycle is the analysis performed? ARP 4761 (avionics) has FMEA coming after implementation, during the verification phases. CIS Homework 1

6 FMEA Overview Who? Developer Risk Management Team! FMEA is typically perform by a safety engineer or risk management team! Someone distinct from architects or developers! Someone with significant experience in the domain, i.e., has a good understanding of failures and their effects in similar systems! Independence between developers and safety analysts helps avoid implicit bias! i.e., a developer overlooking a potential problem because they come to the analysis with a belief that they have already done the right thing up to this point

7 FMEA Overview Summary of questions answered! What components can fail?! How can each component fail?! What are the immediate effects of each failure (e.g., at the boundary of the failing component)?! What are the consequences of each failure (e.g., what harms may be caused in the environment due to hazardous control actions at the system boundary)?! (If reliability data are available: )! How frequently can it fail?! How does it affect system reliability?

8 FMEA Overview Why? The Big Picture Why Perform an FMEA?! All components (hardware) have inherent failure modes.! FMEA evaluates the overall impact of each component failure mode! Primary FMEA goal is to determine the effects on system reliability of component failures! The technique can be extended to determine the effect on safety! Also may record specific recommendations/mitigations to improve:! Reliability! Safety! Operation From Hazard Analysis Techniques for System Safety, Clifton A Ericson II, page 247

9 Outline for Rest of Lecture! History of FEMA! Inputs and Outputs of FMEA! Process / Recipe for doing a FEMA and recording the results! Exercises! Adding criticality information to obtain Failure Modes, Effects, and Criticality Analysis (FMECA)! Exercises

10 History of FMEA! Developed for U.S. military in late 1940s! Embodied in MIL-STD-1629A! Used by! NASA in 1960s for moon program! Ford Motor Co. in late 1970s after Pinto gas tank problems! Automotive Industry Action Group (AIAG) and American Society for Quality Control (ASQC)! 1993! SAE J-1739

11 FMEA Inputs / Tasks / Outputs From Hazard Analysis Techniques for System Safety, Clifton A Ericson II, page 247

12 Two Approaches Functional vs Structural FMEA Inputs System Design / Architecture Information From Hazard Analysis Techniques for System Safety, Clifton A Ericson II

13 FMEA Inputs Part 1 FMEA Inputs System Design / Architecture Information! Hardware / Functional System design! Identifies the subsystems! Granularity determines extent of analysis! Operational constraints! Logical dependencies between components! Data flow / control flow between components! Indirect components / interactions due to physical properties of components and their position within system! Success and failure boundaries! Defines fault/failure/problem propagation! How faults/failures/problems are contained

14 FMECA Inputs Part 2 FMEA Inputs Information about components! Possible failure types, e.g. short together two electrical signal pins! Possible operational modes, e.g. expected mechanical actions from control operations! Ways of connecting to or impacting other components! Information that can help determine immediate effects of failure! (For reliability calculations: probability of failure or occurrence)

15 Example FMEA Worksheet From Hazard Analysis Techniques for System Safety, Clifton A Ericson II, page 250

16 Worksheet Contents! Item component, item, or function being analyzed! Part number, etc.! Description of the item s purpose! Failure Mode! All credible failure modes that are possible for the item! Requires significant domain knowledge! Some information can be obtained from manufacturer or other sources that rate reliability of item

17 Step 1! List components to be analyzed

18 Step 1 Examples

19 Step 2! Collect and list failure modes for each component! Example: (note line 3 requires domain expertise, in this case, a heater element might experience corrosion in its connectors that increases electrical resistance and lowers heat dissipation)

20 Step 3! Collect and list effects for each component:! Immediate effect! (failure effect as observed by rest of system at component/module boundary)! Systemic effect! (effect of failure on overall system behavior)! Please note: effects can expand number of lines in analysis to give clarify failure modes

21 Step 3 Examples

22 Reference! Clifton A. Ericson II, Hazard Analysis Techniques for System Safety, Wiley- Interscience, A John Wiley & Sons, Inc., Publication, 2005, pp ! Based on MIL. STD. 882

A NEW METHODOLOGY FOR SOFTWARE RELIABILITY AND SAFETY ASSURANCE IN ATM SYSTEMS

A NEW METHODOLOGY FOR SOFTWARE RELIABILITY AND SAFETY ASSURANCE IN ATM SYSTEMS 27 TH INTERNATIONAL CONGRESS OF THE AERONAUTICAL SCIENCES A NEW METHODOLOGY FOR SOFTWARE RELIABILITY AND SAFETY ASSURANCE IN ATM SYSTEMS Daniela Dell Amura, Francesca Matarese SESM Sistemi Evoluti per

More information

Architecture-Led Safety Process

Architecture-Led Safety Process Architecture-Led Safety Process Peter H. Feiler Julien Delange David P. Gluch John D. McGregor December 2016 TECHNICAL REPORT CMU/SEI-2016-TR-012 Software Solutions Division http://www.sei.cmu.edu Copyright

More information

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax

Revision: June 10, E Main Suite D Pullman, WA (509) Voice and Fax Lab 6: Control System Revision: June 10, 2010 215 E Main Suite D Pullman, WA 99163 (509) 334 6306 Voice and Fax Overview In feedback control, the variable being controlled is measured by a sensor; this

More information

By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process.

By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process. By the end of this chapter, you should: Understand what is meant by engineering design. Understand the phases of the engineering design process. Be familiar with the attributes of successful engineers.

More information

My 36 Years in System Safety: Looking Backward, Looking Forward

My 36 Years in System Safety: Looking Backward, Looking Forward My 36 Years in System : Looking Backward, Looking Forward Nancy Leveson System safety engineer (Gary Larsen, The Far Side) How I Got Started Topics How I Got Started Looking Backward Looking Forward 2

More information

Arduino for Intro to Physical Computing Fall, 2017, J. Eric Townsend

Arduino for Intro to Physical Computing Fall, 2017, J. Eric Townsend Arduino for Intro to Physical Computing 60-223 Fall, 2017, J. Eric Townsend standard disclaimer These slides are based on what I ve learned in practice and working with others. The content could be wrong.

More information

A New Systems-Theoretic Approach to Safety. Dr. John Thomas

A New Systems-Theoretic Approach to Safety. Dr. John Thomas A New Systems-Theoretic Approach to Safety Dr. John Thomas Outline Goals for a systemic approach Foundations New systems approaches to safety Systems-Theoretic Accident Model and Processes STPA (hazard

More information

A Systems Approach to Failure Modes, Mechanisms, Effects and Causes

A Systems Approach to Failure Modes, Mechanisms, Effects and Causes A Systems Approach to Failure Modes, Mechanisms, Effects and Causes Technical Paper 0003/sb January 2018 Dr Stuart Burge Abstract Failure Mode and Effect Analysis (FMEA) is ubiquitous throughout industry

More information

UNIT VIII SYSTEM METHODOLOGY 2014

UNIT VIII SYSTEM METHODOLOGY 2014 SYSTEM METHODOLOGY: UNIT VIII SYSTEM METHODOLOGY 2014 The need for a Systems Methodology was perceived in the second half of the 20th Century, to show how and why systems engineering worked and was so

More information

Domain Understanding and Requirements Elicitation

Domain Understanding and Requirements Elicitation and Requirements Elicitation CS/SE 3RA3 Ryszard Janicki Department of Computing and Software, McMaster University, Hamilton, Ontario, Canada Ryszard Janicki 1/24 Previous Lecture: The requirement engineering

More information

Applying STPA-based Hazard Analysis to support HBSE for Systems built using MAPs

Applying STPA-based Hazard Analysis to support HBSE for Systems built using MAPs Applying STPA-based Hazard Analysis to support HBSE for Systems built using MAPs ISPCE 2015 Chicago, IL, USA Sam Procter, John Hatcliff, Kim Fowler SAnToS Lab Kansas State University Anura Fernando Underwriters

More information

Lecture #1. Course Overview

Lecture #1. Course Overview Lecture #1 OUTLINE Course overview Introduction: integrated circuits Analog vs. digital signals Lecture 1, Slide 1 Course Overview EECS 40: One of five EECS core courses (with 20, 61A, 61B, and 61C) introduces

More information

DATA CONVERSION AND LAB (17.368) Fall Class # 07. October 16, 2008

DATA CONVERSION AND LAB (17.368) Fall Class # 07. October 16, 2008 DATA CONVERSION AND LAB (17.368) Fall 2008 Class # 07 October 16, 2008 Dohn Bowden 1 Today s Lecture Outline Course Admin Lab #3 next week Exam in two weeks 10/30/08 Detailed Technical Discussions Digital

More information

Instructional Demos, In-Class Projects, & Hands-On Homework: Active Learning for Electrical Engineering using the Analog Discovery

Instructional Demos, In-Class Projects, & Hands-On Homework: Active Learning for Electrical Engineering using the Analog Discovery Instructional Demos, In-Class Projects, & Hands-On Homework: Active Learning for Electrical Engineering using the Analog Discovery by Dr. Gregory J. Mazzaro Dr. Ronald J. Hayne THE CITADEL, THE MILITARY

More information

Making your ISO Flow Flawless Establishing Confidence in Verification Tools

Making your ISO Flow Flawless Establishing Confidence in Verification Tools Making your ISO 26262 Flow Flawless Establishing Confidence in Verification Tools Bryan Ramirez DVT Automotive Product Manager August 2015 What is Tool Confidence? Principle: If a tool supports any process

More information

Scientific Certification

Scientific Certification Scientific Certification John Rushby Computer Science Laboratory SRI International Menlo Park, California, USA John Rushby, SR I Scientific Certification: 1 Does The Current Approach Work? Fuel emergency

More information

CS594, Section 30682:

CS594, Section 30682: CS594, Section 30682: Distributed Intelligence in Autonomous Robotics Spring 2003 Tuesday/Thursday 11:10 12:25 http://www.cs.utk.edu/~parker/courses/cs594-spring03 Instructor: Dr. Lynne E. Parker ½ TA:

More information

GaN Reliability Report 2018

GaN Reliability Report 2018 GaN Reliability Report 2018 GaN-on-Silicon Reliability and Qualification Report A summary analysis of application-specific stress testing methodologies and results demonstrating the reliability of Gallium

More information

Intro to Systems Theory and STAMP John Thomas and Nancy Leveson. All rights reserved.

Intro to Systems Theory and STAMP John Thomas and Nancy Leveson. All rights reserved. Intro to Systems Theory and STAMP 1 Why do we need something different? Fast pace of technological change Reduced ability to learn from experience Changing nature of accidents New types of hazards Increasing

More information

Putting the Systems in Security Engineering An Overview of NIST

Putting the Systems in Security Engineering An Overview of NIST Approved for Public Release; Distribution Unlimited. 16-3797 Putting the Systems in Engineering An Overview of NIST 800-160 Systems Engineering Considerations for a multidisciplinary approach for the engineering

More information

A FRAMEWORK FOR PERFORMING V&V WITHIN REUSE-BASED SOFTWARE ENGINEERING

A FRAMEWORK FOR PERFORMING V&V WITHIN REUSE-BASED SOFTWARE ENGINEERING A FRAMEWORK FOR PERFORMING V&V WITHIN REUSE-BASED SOFTWARE ENGINEERING Edward A. Addy eaddy@wvu.edu NASA/WVU Software Research Laboratory ABSTRACT Verification and validation (V&V) is performed during

More information

Challenges for Qualitative Electrical Reasoning in Automotive Circuit Simulation

Challenges for Qualitative Electrical Reasoning in Automotive Circuit Simulation Challenges for Qualitative Electrical Reasoning in Automotive Circuit Simulation Neal Snooke and Chris Price Department of Computer Science,University of Wales, Aberystwyth,UK nns{cjp}@aber.ac.uk Abstract

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Proposed Curriculum Master of Science in Systems Engineering for The MITRE Corporation

Proposed Curriculum Master of Science in Systems Engineering for The MITRE Corporation Proposed Curriculum Master of Science in Systems Engineering for The MITRE Corporation Core Requirements: (9 Credits) SYS 501 Concepts of Systems Engineering SYS 510 Systems Architecture and Design SYS

More information

The Preliminary Risk Analysis Approach: Merging Space and Aeronautics Methods

The Preliminary Risk Analysis Approach: Merging Space and Aeronautics Methods The Preliminary Risk Approach: Merging Space and Aeronautics Methods J. Faure, A. Cabarbaye & R. Laulheret CNES, Toulouse,France ABSTRACT: Based on space industry but also on aeronautics methods, we will

More information

Data Conversion and Lab (17.368) Fall Lecture Outline

Data Conversion and Lab (17.368) Fall Lecture Outline Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 07 October 17, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Digital to Analog Conversion Lab

More information

Extending PSSA for Complex Systems

Extending PSSA for Complex Systems Extending PSSA for Complex Systems Professor John McDermid, Department of Computer Science, University of York, UK Dr Mark Nicholson, Department of Computer Science, University of York, UK Keywords: preliminary

More information

Homework 10: Reliability and Safety Analysis Due: Thursday, November 3, at Classtime

Homework 10: Reliability and Safety Analysis Due: Thursday, November 3, at Classtime ECE 477 Digital Systems Senior Design Project Fall 2005 Homework 10: Reliability and Safety Analysis Due: Thursday, November 3, at Classtime Team Code Name: Group 4 VAVA Group No. 4 Team Member Completing

More information

Isolated, Linearized Thermocouple Input 7B47 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

Isolated, Linearized Thermocouple Input 7B47 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM Isolated, Linearized Thermocouple Input 7B47 FEATURES Interfaces, amplifies and filters input voltages from a J, K, T, E, R, S, B or N-type thermocouple. Module provides a precision output of either +1

More information

Isolated, Thermocouple Input 7B37 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

Isolated, Thermocouple Input 7B37 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM Isolated, Thermocouple Input 7B37 FEATURES Interfaces, amplifies, and filters input voltages from a J, K, T, E, R, S, or B-type thermocouple. Module provides a precision output of either +1 V to +5 V or

More information

PREFERRED RELIABILITY PRACTICES. Practice:

PREFERRED RELIABILITY PRACTICES. Practice: PREFERRED RELIABILITY PRACTICES PRACTICE NO. PD-AP-1314 PAGE 1 OF 5 October 1995 SNEAK CIRCUIT ANALYSIS GUIDELINE FOR ELECTRO- MECHANICAL SYSTEMS Practice: Sneak circuit analysis is used in safety critical

More information

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES

54ACT11020, 74ACT11020 DUAL 4-INPUT POSITIVE-NAND GATES Inputs Are TTL-Voltage Compatible Flow-Through Architecture to Optimize PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS)

More information

VMA329 FINGERPRINT SENSOR ZFM-708 USER MANUAL

VMA329 FINGERPRINT SENSOR ZFM-708 USER MANUAL FINGERPRINT SENSOR ZFM-708 USER MANUAL USER MANUAL 1. Introduction To all residents of the European Union Important environmental information about this product This symbol on the device or the package

More information

A New Approach to the Design and Verification of Complex Systems

A New Approach to the Design and Verification of Complex Systems A New Approach to the Design and Verification of Complex Systems Research Scientist Palo Alto Research Center Intelligent Systems Laboratory Embedded Reasoning Area Tolga Kurtoglu, Ph.D. Complexity Highly

More information

Crystal Technology, Inc.

Crystal Technology, Inc. Crystal Technology, Inc. AOTF Controllers and FSK Operation Revision 1.3 2010/08/10 Document #60-00101-01 Reproduction of the contents of this document without the permission of Crystal Technology, Inc.

More information

CS 599: Distributed Intelligence in Robotics

CS 599: Distributed Intelligence in Robotics CS 599: Distributed Intelligence in Robotics Winter 2016 www.cpp.edu/~ftang/courses/cs599-di/ Dr. Daisy Tang All lecture notes are adapted from Dr. Lynne Parker s lecture notes on Distributed Intelligence

More information

Digital Systems Design

Digital Systems Design Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level

More information

INF3430 Clock and Synchronization

INF3430 Clock and Synchronization INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability

More information

William Milam Ford Motor Co

William Milam Ford Motor Co Sharing technology for a stronger America Verification Challenges in Automotive Embedded Systems William Milam Ford Motor Co Chair USCAR CPS Task Force 10/20/2011 What is USCAR? The United States Council

More information

Educating Engineers or Training Technicians. Understanding at the Conceptual Level

Educating Engineers or Training Technicians. Understanding at the Conceptual Level Educating Engineers or Training Technicians Understanding at the Conceptual Level Agenda Conceptual framework Bias toward practicality History of development Resulting barriers Path forward Conceptual

More information

Software Requirements

Software Requirements Embedded Systems Software Training Center Software Requirements Copyright 2011 DSR Corporation Agenda 1. The Requirements Process 2. Requirements Documentation 3. Requirements Quality 4. Requirements Notations

More information

Leveraging 21st Century SE Concepts, Principles, and Practices to Achieve User, Healthcare Services, and Medical Device Development Success

Leveraging 21st Century SE Concepts, Principles, and Practices to Achieve User, Healthcare Services, and Medical Device Development Success Leveraging 21st Century SE Concepts, Principles, and Practices to Achieve User, Healthcare Services, and Medical Device Development Success Charles Wasson, ESEP Wasson Strategics, LLC Professional Training

More information

An Integrated Modeling and Simulation Methodology for Intelligent Systems Design and Testing

An Integrated Modeling and Simulation Methodology for Intelligent Systems Design and Testing An Integrated ing and Simulation Methodology for Intelligent Systems Design and Testing Xiaolin Hu and Bernard P. Zeigler Arizona Center for Integrative ing and Simulation The University of Arizona Tucson,

More information

Lecture Notes in Electrical: Reliability Analysis of Medium Voltage Panel

Lecture Notes in Electrical: Reliability Analysis of Medium Voltage Panel Lecture Notes in Electrical: Reliability Analysis of Medium Voltage Panel 1 K.Sreekanth, 2 N.Nagabushnam, 3 P.Sujatha 1,3 EEE, JNTUACEA, Anantapuramu, India 2 Head of Quality Assurance, AmaraRaja Power

More information

Booklet of teaching units

Booklet of teaching units International Master Program in Mechatronic Systems for Rehabilitation Booklet of teaching units Third semester (M2 S1) Master Sciences de l Ingénieur Université Pierre et Marie Curie Paris 6 Boite 164,

More information

Isolated High Level Voltage Output 7B22 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

Isolated High Level Voltage Output 7B22 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM Isolated High Level Voltage Output 7B22 FEATURES Unity gain single-channel signal conditioning output module. Interfaces and filters a +10 V input signal and provides an isolated precision output of +10V.

More information

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description

More information

SN54HC04, SN74HC04 HEX INVERTERS

SN54HC04, SN74HC04 HEX INVERTERS SCLS07B DECEMBER 92 REVISED MAY 997 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin Shrink Small-Outline (PW), and Ceramic Flat (W) Packages, Ceramic Chip Carriers (FK),

More information

CHAPTER 1: INTRODUCTION TO SOFTWARE ENGINEERING DESIGN

CHAPTER 1: INTRODUCTION TO SOFTWARE ENGINEERING DESIGN CHAPTER 1: INTRODUCTION TO SOFTWARE ENGINEERING DESIGN SESSION II: OVERVIEW OF SOFTWARE ENGINEERING DESIGN Software Engineering Design: Theory and Practice by Carlos E. Otero Slides copyright 2012 by Carlos

More information

Fault Management Architectures and the Challenges of Providing Software Assurance

Fault Management Architectures and the Challenges of Providing Software Assurance Fault Management Architectures and the Challenges of Providing Software Assurance Presented to the 31 st Space Symposium Date: 4/14/2015 Presenter: Rhonda Fitz (MPL) Primary Author: Shirley Savarino (TASC)

More information

Monday 13 June 2016 Afternoon Time allowed: 2 hours

Monday 13 June 2016 Afternoon Time allowed: 2 hours Please write clearly in block capitals. Centre number Candidate number Surname Forename(s) Candidate signature GCSE ELECTRONICS Unit 1 Written Paper Monday 13 June 2016 Afternoon Time allowed: 2 hours

More information

E11 Lecture 13: Feedback Control. Profs. David Money Harris & Sarah Harris Fall 2011

E11 Lecture 13: Feedback Control. Profs. David Money Harris & Sarah Harris Fall 2011 E11 Lecture 13: Feedback Control Profs. David Money Harris & Sarah Harris Fall 2011 1 Coming Up in E11 This week s lab: line-following robot completed in teams (within same lab session) After fall break:

More information

High Voltage Charge Pumps Deliver Low EMI

High Voltage Charge Pumps Deliver Low EMI High Voltage Charge Pumps Deliver Low EMI By Tony Armstrong Director of Product Marketing Power Products Linear Technology Corporation (tarmstrong@linear.com) Background Switching regulators are a popular

More information

EMC Testing to Achieve Functional Safety

EMC Testing to Achieve Functional Safety Another EMC resource from EMC Standards EMC Testing to Achieve Functional Safety Helping you solve your EMC problems 9 Bracken View, Brocton, Stafford ST17 0TF T:+44 (0) 1785 660247 E:info@emcstandards.co.uk

More information

AMPLIFIER/DOUBLER/AMPLIFIER

AMPLIFIER/DOUBLER/AMPLIFIER AMPLIFIER/DOUBLER/AMPLIFIER ADA-2052 1. Device Overview 1.1 General Description The ADA-2052 can be used as a frequency extender to enhance the frequency range of a

More information

Application of optical system simulation software in a fiber optic telecommunications program

Application of optical system simulation software in a fiber optic telecommunications program Rochester Institute of Technology RIT Scholar Works Presentations and other scholarship 2004 Application of optical system simulation software in a fiber optic telecommunications program Warren Koontz

More information

Handling station. Ruggeveldlaan Deurne tel

Handling station. Ruggeveldlaan Deurne tel Handling station Introduction and didactic background In the age of knowledge, automation technology is gaining increasing importance as a key division of engineering sciences. As a technical/scientific

More information

Development of a Manufacturability Assessment Methodology and Metric

Development of a Manufacturability Assessment Methodology and Metric Development of a Assessment Methodology and Metric Assessment Knowledge-Based Evaluation MAKE Tonya G. McCall, Emily Salmon and Larry Dalton Intro and Background Methodology Case Study Overview Benefits

More information

Software Testing Introduction

Software Testing Introduction Software Testing Introduction CS 4501 / 6501 Software Testing [Ammann and Offutt, Introduction to Software Testing ] 1 Software is Everywhere 2 Bug? Bug as such little faults and difficulties are called

More information

Are we ready for computer assisted living?

Are we ready for computer assisted living? Are we ready for computer assisted living? http://d3s.mff.cuni.cz Tomáš Bureš bures@d3s.mff.cuni.cz CHARLES UNIVERSITY IN PRAGUE faculty of mathematics and physics Context Example: Road Trains Autovlak,

More information

AHLxxx Low-Voltage Nanopower Digital Switches

AHLxxx Low-Voltage Nanopower Digital Switches AHLxxx Low-Voltage Nanopower Digital Switches AHLxxx Low-Voltage Nanopower Digital Switches Functional Diagrams V DD GMR Sensor Element GND Comparator AHL9xx (continuous duty) Out Features 0.9 V 2.4 V

More information

Week 2 Class Notes 1

Week 2 Class Notes 1 Week 2 Class Notes 1 Plan for Today Accident Models Introduction to Systems Thinking STAMP: A new loss causality model 2 Accident Causality Models Underlie all our efforts to engineer for safety Explain

More information

TC75S56F, TC75S56FU, TC75S56FE

TC75S56F, TC75S56FU, TC75S56FE TOSHIBA CMOS Linear Integrated Circuit Silicon Monolithic TC75S56F/FU/FE TC75S56F, TC75S56FU, TC75S56FE Single Comparator The TC75S56F/TC75S56FU/TC75S56FE is a CMOS generalpurpose single comparator. The

More information

THE FIELDS OF ELECTRONICS

THE FIELDS OF ELECTRONICS THE FIELDS OF ELECTRONICS THE FIELDS OF ELECTRONICS Understanding Electronics Using Basic Physics Ralph Morrison A Wiley-Interscience Publication JOHN WILEY & SONS, INC. This book is printed on acid-free

More information

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS

SN55451B, SN55452B, SN55453B, SN55454B SN75451B, SN75452B, SN75453B, SN75454B DUAL PERIPHERAL DRIVERS PERIPHERAL DRIVERS FOR HIGH-CURRENT SWITCHING AT VERY HIGH SPEEDS Characterized for Use to 00 ma High-Voltage Outputs No Output Latch-Up at 0 V (After Conducting 00 ma) High-Speed Switching Circuit Flexibility

More information

Software Engineering: A Practitioner s Approach, 7/e. Slides copyright 1996, 2001, 2005, 2009 by Roger S. Pressman

Software Engineering: A Practitioner s Approach, 7/e. Slides copyright 1996, 2001, 2005, 2009 by Roger S. Pressman Chapter 9 Architectural Design Slide Set to accompany Software Engineering: A Practitioner s Approach, 7/e by Roger S. Pressman Slides copyright 1996, 2001, 2005, 2009 by Roger S. Pressman For non-profit

More information

ADVANCED MODELING IN COMPUTATIONAL ELECTROMAGNETIC COMPATIBILITY

ADVANCED MODELING IN COMPUTATIONAL ELECTROMAGNETIC COMPATIBILITY ADVANCED MODELING IN COMPUTATIONAL ELECTROMAGNETIC COMPATIBILITY DRAGAN POLJAK, PhD Department of Electronics University of Split, Croatia BICENTENNIAL 1 8 O 7 WILEY 2 O O 7 ICENTENNIAL WILEY-INTERSCIENCE

More information

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR Contain Four Flip-Flops With Double-Rail Outputs Applications Include: Buffer/Storage Registers Shift Registers Pattern Generators Package Options Include Plastic Small-Outline (D), Thin Shrink Small-Outline

More information

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation

More information

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

SN54HC132, SN74HC132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS Operation From Very Slow Input Transitions Temperature-Compensated Threshold Levels High Noise Immunity Same Pinouts as HC00 Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB),

More information

Fiber-optic temperature measurement solves HV challenges in e-mobility Tech Article

Fiber-optic temperature measurement solves HV challenges in e-mobility Tech Article Fiber-optic temperature measurement solves HV challenges in e-mobility Tech Article Figure 1: Consistent isolation of the HV environment using FBG technology avoids additional safety measures, qualification

More information

EE Analog and Non-linear Integrated Circuit Design

EE Analog and Non-linear Integrated Circuit Design University of Southern California Viterbi School of Engineering Ming Hsieh Department of Electrical Engineering EE 479 - Analog and Non-linear Integrated Circuit Design Instructor: Ali Zadeh Email: prof.zadeh@yahoo.com

More information

Human Factors Issues and the Risk of High Voltage Equipment: Are Standards Sufficient to Ensure Safety by Design?

Human Factors Issues and the Risk of High Voltage Equipment: Are Standards Sufficient to Ensure Safety by Design? Dublin Institute of Technology ARROW@DIT Articles School of Food Science and Environmental Health 2016 Human Factors Issues and the Risk of High Voltage Equipment: Are Standards Sufficient to Ensure Safety

More information

ACCL High Speed Quad-Channel 3/1 Digital Isolator. Data Sheet. Description. Features. Functional Diagram. Applications GND 1

ACCL High Speed Quad-Channel 3/1 Digital Isolator. Data Sheet. Description. Features. Functional Diagram. Applications GND 1 High Speed Quad-Channel 3/1 Digital Isolator Description ACCL-9410 is a quad-channel bi-directional digital isolator. Using capacitive coupling through an insulation barrier, the isolator enables high

More information

The Application of FEMA and Error-Proofing Equipment on the Shell Drawing Line of G Company Yu-bin ZHENG, Wu ZHENG*, Yue SHI, and Bin YANG

The Application of FEMA and Error-Proofing Equipment on the Shell Drawing Line of G Company Yu-bin ZHENG, Wu ZHENG*, Yue SHI, and Bin YANG 01 International Conference on Informatics, Management Engineering and Industrial Application (IMEIA 01) ISBN: 978-1-0595-5-8 The Application of FEMA and Error-Proofing Equipment on the Shell Drawing Line

More information

-SQA- SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION

-SQA- SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION -SQA- SCOTTISH QUALIFICATIONS AUTHORITY HIGHER NATIONAL UNIT SPECIFICATION GENERAL INFORMATION -Unit Number- 8411894 -Superclass- CA -Title- MICROCONTROLLERS: ARCHITECTURE, PROGRAMMING AND APPLICATIONS

More information

TL1431 PRECISION PROGRAMMABLE REFERENCE

TL1431 PRECISION PROGRAMMABLE REFERENCE PRECISION PROGRAMMABLE REFEREE 0.4% Initial Voltage Tolerance 0.2-Ω Typical Output Impedance Fast Turnon... 500 ns Sink Current Capability...1 ma to 100 ma Low Reference Current (REF) Adjustable Output

More information

PRIMATECH WHITE PAPER COMPARISON OF FIRST AND SECOND EDITIONS OF HAZOP APPLICATION GUIDE, IEC 61882: A PROCESS SAFETY PERSPECTIVE

PRIMATECH WHITE PAPER COMPARISON OF FIRST AND SECOND EDITIONS OF HAZOP APPLICATION GUIDE, IEC 61882: A PROCESS SAFETY PERSPECTIVE PRIMATECH WHITE PAPER COMPARISON OF FIRST AND SECOND EDITIONS OF HAZOP APPLICATION GUIDE, IEC 61882: A PROCESS SAFETY PERSPECTIVE Summary Modifications made to IEC 61882 in the second edition have been

More information

Main Features: ERZ-LNA Typical applications: Performance

Main Features: ERZ-LNA Typical applications: Performance Main Features: Frequency Range: 2 to 45 GHz. Typical values: Gain 15 db, NF 5 db RF connectors (I/O): 2.4 mm Solder filtered pins for DC connection Several mounting options Gold platted compact aluminum

More information

*Engineering and Industrial Services, TATA Consultancy Services Limited **Professor Emeritus, IIT Bombay

*Engineering and Industrial Services, TATA Consultancy Services Limited **Professor Emeritus, IIT Bombay System Identification and Model Predictive Control of SI Engine in Idling Mode using Mathworks Tools Shivaram Kamat*, KP Madhavan**, Tejashree Saraf* *Engineering and Industrial Services, TATA Consultancy

More information

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS AUGUST 99 REVISED MAY 99 Inputs Are TTL-Voltage Compatible EPIC (Enhanced-Performance Implanted CMOS) -µm Process Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), Thin

More information

Total Hours Registration through Website or for further details please visit (Refer Upcoming Events Section)

Total Hours Registration through Website or for further details please visit   (Refer Upcoming Events Section) Total Hours 110-150 Registration Q R Code Registration through Website or for further details please visit http://www.rknec.edu/ (Refer Upcoming Events Section) Module 1: Basics of Microprocessor & Microcontroller

More information

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS

ua733c, ua733m DIFFERENTIAL VIDEO AMPLIFIERS -MHz Bandwidth -kω Input Resistance Selectable Nominal Amplification of,, or No Frequency Compensation Required Designed to be Interchangeable With Fairchild ua7c and ua7m description The ua7 is a monolithic

More information

Towards the Integration of Safety Analysis in a Model-Based System Engineering Approach with SysML

Towards the Integration of Safety Analysis in a Model-Based System Engineering Approach with SysML Towards the Integration of Safety Analysis in a Model-Based System Engineering Approach with SysML Faida Mhenni, Nga Nguyen, Jean-Yves Choley To cite this version: Faida Mhenni, Nga Nguyen, Jean-Yves Choley.

More information

American Microwave Corporation is a Solid State Switches Detector Log Video Amplifiers Solid State Variable Attenuators

American Microwave Corporation is a Solid State Switches Detector Log Video Amplifiers Solid State Variable Attenuators Solid State Switches American Microwave Corporation Detector Log Video Amplifiers Solid State Variable Attenuators American Microwave Corporation is a leader in the design & manufacture of DC to 40 GHz

More information

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY

INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY INTERNATIONAL JOURNAL OF PURE AND APPLIED RESEARCH IN ENGINEERING AND TECHNOLOGY A PATH FOR HORIZING YOUR INNOVATIVE WORK CENTRIFUGAL PUMP- FAILURE MODE EFFECTIVE ANALYSIS S. ARUNKUMAR, RAJEEV. V Assistant

More information

Lecture 1. Tinoosh Mohsenin

Lecture 1. Tinoosh Mohsenin Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/

More information

Electrical Engineering 40 Introduction to Microelectronic Circuits

Electrical Engineering 40 Introduction to Microelectronic Circuits Electrical Engineering 40 Introduction to Microelectronic Circuits Instructor: Prof. Andy Neureuther EECS Department University of California, Berkeley Lecture 1, Slide 1 Introduction Instructor: Prof.

More information

Installation of Fillmaster DuraBlue Melters. System on. Introduction. Instruction Sheet P/N B

Installation of Fillmaster DuraBlue Melters. System on. Introduction. Instruction Sheet P/N B Instruction Sheet P/N 1047806B Installation of Fillmaster DuraBlue Melters System on WARNING: Allow only personnel with appropriate training and experience to operate or service the equipment. The use

More information

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS High-Current -State s Drive Bus Lines, Buffer Memory Address Registers, or Drive up to LSTTL Loads True s Package Options Include Plastic Small-Outline (D) and Ceramic Flat (W) Packages, Ceramic Chip Carriers

More information

Functional safety for semiconductor IP

Functional safety for semiconductor IP Functional safety for semiconductor IP Lauri Ora Functional Safety Manager, CPU Group NMI ISO 26262 Practitioner s Workshop January 20 th, 2016, Nuneaton Intellectual property supplier s point of view

More information

Multiple Fault Diagnosis from FMEA

Multiple Fault Diagnosis from FMEA Multiple Fault Diagnosis from FMEA Chris Price and Neil Taylor Department of Computer Science University of Wales, Aberystwyth Dyfed, SY23 3DB, United Kingdom cjp{nst}@aber.ac.uk Abstract The Failure Mode

More information

Software Model Checking for Embedded Systems

Software Model Checking for Embedded Systems Software Checking for Embedded Systems SAnToS Laboratory, Kansas State University, USA LASER, University of Massachusetts, USA Principal Investigators Support Matt Dwyer John Hatcliff George Avrunin Staff

More information

Critical Embedded System introduction, course requirements

Critical Embedded System introduction, course requirements Critical Embedded System introduction, course requirements Ákos Horváth, Zoltán Micskei, András Vörös, Csaba Debreceni, Tamás Tóth ahorvath@mit.bme.hu Budapest University of Technology and Economics Department

More information

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm

More information

MAAP STD Power Amplifier, 2 W GHz Rev. V2 Features Functional Schematic Description Pin Configuration2 Ordering Information1

MAAP STD Power Amplifier, 2 W GHz Rev. V2 Features Functional Schematic Description Pin Configuration2 Ordering Information1 Features 24 db Small Signal Gain 41 dbm Third Order Intercept Point (OIP3) >2 W Output P1dB 35 dbm Saturated Output Power Integrated Power Detector Bias 1330 ma @ 6 V Lead-Free 7 mm Cavity Package RoHS*

More information

Department of Architectural Technology Spring 2018

Department of Architectural Technology Spring 2018 Department of Architectural Technology Spring 2018 ARCH 2431 BUILDING TECHNOLOGY III 1 lecture hours and 6 lab/studio hours, 4 credits Course Description: Course focus is on steel construction. This course

More information

ET475 Electronic Circuit Design I [Onsite]

ET475 Electronic Circuit Design I [Onsite] ET475 Electronic Circuit Design I [Onsite] Course Description: This course covers the analysis and design of electronic circuits, and includes a laboratory that utilizes computer-aided software tools for

More information

A New Approach to Safety in Software-Intensive Systems

A New Approach to Safety in Software-Intensive Systems A New Approach to Safety in Software-Intensive Systems Nancy G. Leveson Aeronautics and Astronautics Dept. Engineering Systems Division MIT Why need a new approach? Without changing our patterns of thought,

More information

TLE4916-1K. Datasheet. Sense & Control. Low Power Automotive Hall Switch. Rev.1.0,

TLE4916-1K. Datasheet. Sense & Control. Low Power Automotive Hall Switch. Rev.1.0, Low Power Automotive Hall Switch Datasheet Rev.1.0, 2010-02-23 Sense & Control This datasheet has been downloaded from http://www.digchip.com at this page Edition 2010-02-23 Published by Infineon Technologies

More information