March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4

Similar documents
Tuesday 3/11/14 1:30pm

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 8

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 1

March 5-8, 2017 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive Session 3

A Solution of Test, Inspection and Evaluation for Blind Signal Waveform on a Board

Archive 2017 BiTS Workshop- Image: Easyturn/iStock

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 8

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

Physically-Based Distributed Models for Multi-Layer Ceramic Capacitors

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

Understanding, measuring, and reducing output noise in DC/DC switching regulators

October Suzhou - Shenzhen, China. Archive TestConX - Image: Breath10/iStock

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

Power Plane and Decoupling Optimization. Isaac Waldron

Relationship Between Signal Integrity and EMC

Decoupling capacitor uses and selection

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

March 4-7, 2018 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive

Signal Integrity Design of TSV-Based 3D IC

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Aries Kapton CSP socket

PCB Routing Guidelines for Signal Integrity and Power Integrity

X2Y versus CM Chokes and PI Filters. Content X2Y Attenuators, LLC

VLSI is scaling faster than number of interface pins

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

AN4819 Application note

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY

Enabling Parallel Testing at Sort for High Power Products

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Decoupling capacitor placement

Demystifying Vias in High-Speed PCB Design

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Improving CDM Measurements With Frequency Domain Specifications

ARCHIVE Contactor Selection Criteria Overview for RF Component Testing James Migliaccio, Ph.D RF Microdevices

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

Aries QFP microstrip socket

Fuzz Button interconnects at microwave and mm-wave frequencies

Technology in Balance

Power integrity is more than decoupling capacitors The Power Integrity Ecosystem. Keysight HSD Seminar Mastering SI & PI Design

10 Safety earthing/grounding does not help EMC at RF

B2501 B Series 0.5mm (.0197) Pitch

ARCHIVE Simple and Effective Contact Pin Geometry Bert Brost, Marty Cavegn Nuwix Technologies

Verifying Simulation Results with Measurements. Scott Piper General Motors

150Hz to 1MHz magnetic field coupling to a typical shielded cable above a ground plane configuration

FPA Printed Circuit Board Layout Guidelines

About Q. About Q, Xtal Set Society, Inc

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Aries CSP microstrip socket Cycling test

PCB power supply noise measurement procedure

High Speed Characterization Report

Rail-to-Rail, High Output Current Amplifier AD8397

Investigation of a Voltage Probe in Microstrip Technology

High Speed Characterization Report

Application Note 5525

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

The shunt capacitor is the critical element

Considerations for Capacitor Selection in FPGA Designs CARTS 2005

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Testing Power Sources for Stability

Microcircuit Electrical Issues

CMT2300AW Schematic and PCB Layout Design Guideline

FCDB (Fibre-Channel Data Bus) & Ruggedized High Speed Solutions

Effect of Power Noise on Multi-Gigabit Serial Links

JOHANSON DIELECTRICS INC Bledsoe Street, Sylmar, Ca Phone (818) Fax (818)

PDN Application of Ferrite Beads

Advanced Transmission Lines. Transmission Line 1

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling.

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Aries Center probe CSP socket Cycling test

Measurement and Analysis for Switchmode Power Design

EIS Measurement of a Very Low Impedance Lithium Ion Battery

Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems

Learning the Curve BEYOND DESIGN. by Barry Olney

Application Note AN-00502

Improve Simulation Accuracy When Using Passive Components

ELECTROMAGNETIC COMPATIBILITY HANDBOOK 1. Chapter 8: Cable Modeling

Webinar: Suppressing BGAs and/or multiple DC rails Keith Armstrong. 1of 5

PCB Design Guidelines for GPS chipset designs. Section 1. Section 2. Section 3. Section 4. Section 5

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group

AltiumLive 2017: Component selection for EMC

Transcription:

Proceedings Archive March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4 2016 BiTS Workshop Image: Stiop / Dollarphotoclub

Proceedings Archive Presentation / Copyright Notice The presentations in this publication comprise the pre-workshop Proceedings of the 2016 BiTS Workshop. They reflect the authors opinions and are reproduced here as they are planned to be presented at the 2016 BiTS Workshop. Updates from this version of the papers may occur in the version that is actually presented at the BiTS Workshop. The inclusion of the papers in this publication does not constitute an endorsement by the BiTS Workshop or the sponsors. There is NO copyright protection claimed by this publication. However, each presentation is the work of the authors and their respective companies: as such, it is strongly encouraged that any use reflect proper acknowledgement to the appropriate source. Any questions regarding the use of any materials presented should be directed to the author/s or their companies. The BiTS logo and are trademarks of BiTS Workshop. 2

Session 4 Marc Mössinger Session Chair BiTS Workshop 2016 Schedule Performance Day Tuesday March 8-8:00 am Frequently High Proceedings Archive "High Speed BGA Sockets from a System Perspective" Don Thompson - R&D Altanova "A Solution of Test, Inspection and Evaluation for Blind Signal Waveform on a Board" Tatsumi Watabe, Makoto Kawamura, Hiroyuki Yamakoshi - S.E.R. Corporation "Device Packaging and How It Affects RF Performance" Noureen Sajid, Jeff Sherry - Johnstech International "Automotive Radar Test" Jason Mroczkowski - Xcerra Corporation

High Speed BGA Sockets from a System Perspective Don Thompson Mauricio Aguilar Salas R&D Altanova Conference Ready mm/dd/2014 2016 BiTS Workshop March 6-9, 2016

Our Perspective on Sockets R&D Altanova does over 300 turn key load board & probe card designs a year Many designs required simulations to meet performance targets Sockets were supplied by another vendor 95% of the time Sockets constantly cause signal integrity (SI) and power integrity (PI) problems in our designs! High Speed BGA Sockets from a System Perspective 2

The Historically BGA Socket Story BGA Sockets use spring pins Fantastic compliance Good contact performance Reasonably low cost Typical new development for spring pins has focused on DC contact performance Plating Wear patterns Cleaning cycles High Speed BGA Sockets from a System Perspective 3

A Typical Socket Customer Sockets are purchased by a different group within the customer s organization than the group specifying load boards Typically test engineers don t have any control over socket definition Corporate's focus for sockets is usually touchdown reliability, reparability, and cost This leaves a performance gap for designs where Signal Integrity and Power Integrity concerns are not considered High Speed BGA Sockets from a System Perspective 4

Interesting Metrics to Compare Signal Integrity (Also known as bandwidth or impedance) Power Integrity (Pin Inductance) Other things to consider Cycle life Cost Current Carrying capacity (CCC) Compliance High Speed BGA Sockets from a System Perspective 5

TDR Plot BiTS 2016 Socket Simulating a Generic Load Board The board is modeled and simulated using different tools and combined for complete path modeling The customer s concern is always on the whole path! Tester or Circuit Via Via / DUT Escape Trace High Speed BGA Sockets from a System Perspective 6

Signal Integrity Review (We ll talk about Power Integrity later!) Transmission Line Losses Propagation Losses Reflections Radiated Energy 1. Dielectric Losses 2. Skin Effect Loss Proportional to length Since Sockets are relatively short this is 2 nd order issue From localized impedance changes Caused by changes in transmission line mechanical dimensions Primary cause of losses from sockets!! Crosstalk and Antennas We ll ignore this for now but crosstalk can be a big issue #1 Socket Issue High Speed BGA Sockets from a System Perspective 7

BGA Socket Options Technology Options for BGA Sockets Standard Coax Elastomer Spring Pin in engineered plastic Aluminum body with plastic insulators for Spring Pins Column made of metalized rubber High Speed BGA Sockets from a System Perspective 8

What Am I Ignoring and Why? Stamped Pins Ignoring Stamped Spring Pins A stamped pin typically exposes the spring to the high speed signal energy Depending on the frequency the signal, HF current will either flow through the spring causing higher inductance or jump spring coils reducing performance High Speed BGA Sockets from a System Perspective 9

SI of a Standard Spring Pin Versus a standard spring pin: In a standard pin, the spring is hidden from the high speed signal, due to skin effect, creating a better performing transmission line The standard spring pin is ideal from an SI perspective In a spring pin, the HF energy flows entirely in the outer shell completely avoiding the spring High Speed BGA Sockets from a System Perspective 10

Review: Generic Load Board Performance 1. Socket 3. Trace 4. Tester or Loopback Via 2. Via / DUT Escape Impedance control is the primary impact a socket has on the signal path Crosstalk is also a secondary concern which is very important for DDR and PCIE signal groups Dielectric loss and skin effect loss for the socket are not significant impacts on the channel (ignore them!) High Speed BGA Sockets from a System Perspective 11

Standard Socket Impedance Coax Elastomer Not Impedance controlled Typically very capacitive Impedance controlled by design Not Impedance controlled But so short it s negligible!.but standard sockets can be impedance controlled With a short interconnect you can not impedance control the impedance but it is so short it doesn t matter! 12

Pin diameter can be adjusted until target impedance is met For example, 100 ohm differential shown here *See A High Bandwidth Socket Solution for SERDES applications on ATE Load Boards BiTS 2014 by Don Thompson for more info on socket impedance tuning However If this is 100 ohms then This is NOT 50 ohms And this is NOT 100 ohms OK You can not create uniform design standard socket that is impedance controlled for different impedance configurations (e.g. Diff, SE, edge, corner, etc) High Speed BGA Sockets from a System Perspective 13

Standard Socket SI Summary Coax Elastomer Good (If impedance tuned, bad if not) Better (All Signals Impedance Controlled) Best (Proven on 80 GHz Socket) High Speed BGA Sockets from a System Perspective 14

Power Integrity High Speed BGA Sockets from a System Perspective 15

Socket Inductance Pieces of Power Integrity Need the right mix of bulk and high frequency capacitors Power Plane Layout Capacitor Scheme Need consistent low inductance path to the DUT Power Supply High Speed BGA Sockets from a System Perspective 16

Power Integrity Goals Current swings on the Device Under Test (DUT) must not lead to voltage swings on the power rail that cause power rail driven test failures Capacitance values are selected to cover the power supply current and frequency requirements, and we must design the PCB and socket to minimize degradation of this solution High Speed BGA Sockets from a System Perspective 17

Concept of Modeling Modeling Tradeoff Example: MLC Capacitor 0.1uf Z = 1/(SC) or 1/(jωC) 0.1uf C ESR ESL Z = S 2 + S(R/L) + 1/(LC) S/L Vendor 1 0.1uf 3mΩ 550pH Z(jω) = jω 2 j/(lc) + ω (R/L) Vendor 2 0.1uf 42mΩ 300pH C ESR ESL ESL Parasitic Inductance ESR Parasitic Resistance High Speed BGA Sockets from a System Perspective 18

Generic Capacitor Model Comparing two vendor s capacitor impedance: Ideal cap ESL1 ESL2 Vendor1 Vendor2 10Ω 10.000 Ω Ideal Capacitor behavior ESL takes over behavior here 1Ω 1.000 Ω 0.1Ω 0.100 Ω 0.01Ω 0.010 Ω Classic capacitor V Shape 0.001Ω 0.001 Ω 1.0E+06 1MHz 10MHz 10.0E+06 Hz 100MHz 100.0E+06 1.0E+09 1GHz High Speed BGA Sockets from a System Perspective 19

Capacitor Rules of Thumb DC 10kHz 100kHz 1MHz 10MHz 100MHz Power Supply Bulk Caps (1 khz 1 MHz) Mid Tier (500 khz 10 MHz) HF Caps (1 MHz 25 MHz) Bandwidth limited due to vias HF Caps w/no Via Inductance (1 to 100+ MHz) Socket matters here! High Speed BGA Sockets from a System Perspective 20

Load Board Power-Integrity Analysis Simulation takes into account all aspects of the board design, including capacitor models, power planes routing, and socket performance High Speed BGA Sockets from a System Perspective 21

Frequency Domain View DUT High Frequency PI performance comes from the path from DUT to capacitor and back This determines the capacitor s ability to help the DUT with PI The inductance of the path looks like resistance at frequency The higher the path inductance, the higher the resistance at frequency HF DUT Impedance Path DUT socket Via/2 Plane Via/2 Cap socket Via/2 Plane Via/2 High Speed BGA Sockets from a System Perspective 22

HF DUT Impedance Path Negligible DUT socket Via/2 Plane Via/2 Cap socket Via/2 Plane Via/2 Via and Socket Inductance dominate the high frequency response DUT socket Via Reducing the inductance of these two pieces will dramatically improve high frequency PI performance! socket Via There are tricks to reduce via inductance but what about sockets? High Speed BGA Sockets from a System Perspective 23

Socket Power Integrity Standard Coax Elastomer The baseline performance Because of the tight coupling between power and ground (body) the inductance is much lower Inductance is proportional to length, so the ultra short height of elastomers makes this solution have very low inductance High Speed BGA Sockets from a System Perspective 24

Adding Sockets to Real Board Analysis (This is a standard board with no tricks to reduce via impedance) Standard COAX Socket Elastomer (Invisipin) Board Only 20 mω 8 mω For a 1 A swing at 60 MHz, elastomer socket reduces ripple by 60%! 100mV ripple 40mV ripple High Speed BGA Sockets from a System Perspective 25

Socket Inductance Values Inductance measurements for a 10x10 array of interstitched power-ground signals, 1mm pitch Standard = 35pH COAX = 8.5 ph Elastomer (Invisipin)= 4.4 ph High Speed BGA Sockets from a System Perspective 26

Summary and Conclusion Be aware of socket performance and how it effects your design and pick the socket that works for your application! Standard Coax Elastomer Cost 5 3 4 Bandwidth 2 4 5 Crosstalk 1 4 4 Power Integrity 2 4 5 CCC 4 5 3 Compliance 5 5 2 Cycle Life 5 5 3 High Speed BGA Sockets from a System Perspective 27