CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

Similar documents
Additional Trace Losses due to Glass-Weave Periodic Loading

Frequency-Domain Characterization of Power Distribution Networks

PCB Routing Guidelines for Signal Integrity and Power Integrity

Losses Induced by Asymmetry in Differential Transmission Lines

Guide to CMP-28/32 Simbeor Kit

Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs

High-Power Directional Couplers with Excellent Performance That You Can Build

How the Braid Impedance of Instrumentation Cables Impact PI and SI Measurements

Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors

Design, Optimization, Fabrication, and Measurement of an Edge Coupled Filter

Extraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures

<Insert Picture Here> DC and AC Bias Dependence of Capacitors

High Speed Characterization Report

High Speed Characterization Report

DDR4 memory interface: Solving PCB design challenges

Application Note 5525

Demystifying Vias in High-Speed PCB Design

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

High-Speed Circuit Board Signal Integrity

DesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems

Aries QFP microstrip socket

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

High Speed Characterization Report

PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing. Introduction

A Simplified QFN Package Characterization Technique

DesignCon 2012 Vias, Structural Details and their Effect on System Performance

Model 2425B50-50C Rev. A

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Aries Kapton CSP socket

DesignCon Control of Electromagnetic Radiation from Integrated Circuit Heat sinks. Cristian Tudor, Fidus Systems Inc.

Design, Modeling and Characterization of Embedded Capacitor Networks for Mid-frequency Decoupling in Semiconductor Systems

Source: Nanju Na Jean Audet David R Stauffer IBM Systems and Technology Group

Caliber Interconnect Solutions

High Speed Characterization Report

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

Aries CSP microstrip socket Cycling test

/14/$ IEEE 939

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

High Speed Characterization Report

Effect of slots in reference planes on signal propagation in single and differential t-lines

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

Introduction and Comparison of an Alternate Methodology for Measuring Loss Tangent of PCB Laminates

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

Lambert Simonovich 5/28/2012

What is New about Thin Laminates in 2013?

Differential Signaling is the Opiate of the Masses

Aries Center probe CSP socket Cycling test

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

High-Speed Differential Interconnection Design for Flip-Chip BGA Packages

Section VI. PCB Layout Guidelines

Aries Kapton CSP socket Cycling test

Differential to Common Mode Conversion Due to Asymmetric Ground Via Configurations

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Application of Foldy-Lax Multiple Scattering Method To Via Analysis in Multi-layered Printed Circuit Board

High Speed Characterization Report

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

Advanced Transmission Lines. Transmission Line 1

Adjusting Signal Timing (Part 1)

High Speed Characterization Report

Analysis of Via Capacitance in Arbitrary Multilayer PCBs

New Microstrip-to-CPS Transition for Millimeter-wave Application

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

EMC problems from Common Mode Noise on High Speed Differential Signals

Design Insights from Electromagnetic Analysis of Interconnects

The Facts about the Input Impedance of Power and Ground Planes

A Miniaturized Wide-Band LTCC Based Fractal Antenna

Texas Instruments DisplayPort Design Guide

Student Research & Creative Works

High Speed Characterization Report

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

FABRICATING AND USING A PCB-BASED TRL PATTERN WITH A CMT VNA

Signal Integrity Modeling and Simulation for IC/Package Co-Design

A variable power divider with 1:3 and 3:1 power division ratios

Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Keywords Signal Integrity, micro-strip, crosstalk, NEXT, FEXT.

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

A Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients

Managing Complex Impedance, Isolation & Calibration for KGD RF Test Abstract

Modeling of a Patch- Antenna

Design and Analysis of Novel Compact Inductor Resonator Filter

DesignCon Power Distribution Planes: To Split or Not to Split? Technical panel: Bruce Archambeault. Michael Steinberger.

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Practical Analysis of Backplane Vias

160-Gb/s Bidirectional Parallel Optical Transceiver Module for Board-Level Interconnects

Analysis signal transitions characteristics of BGA-via multi-chip module Baolin Zhou1,a, Dejian Zhou1,b

Controlled Impedance Line Designer

Agilent Time Domain Analysis Using a Network Analyzer

Design and experimental realization of the chirped microstrip line

EMI. Chris Herrick. Applications Engineer

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency

UNIVERSITI MALAYSIA PERLIS

Transcription:

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems 1

Outline 1 Introduction 2 Crosstalk Theory 3 Measurement 4 Simulation correlation 5 Parameterized field simulations 6 Conclusions 2

Introduction Multilayer pcbs have dense trace routes, forcing routing through regions containing packages, connectors, and/or multi-pin sockets In these regions the trace may periodically encounter regular patterns of via barrels, antipad cutouts, BGA solder balls, etc. BGA pinfield Conn. pin-field 3

Introduction Single trace: Periodic discontinuities can line up these small reflections, increasing the slope of the loss curve (S12) by the presence of resonance dips [1]. Coupled traces: Traces can get routed near to or over cutouts and thermal reliefs, due to misregistration and manufacturing tolerances, allowing for layer to layer coupling. 1. Gustavo Blando, et al., Attenuation in PCB Traces due to Periodic Discontinuities, Proceedings of DesignCon 2006, Santa Clara CA 4

Introduction Trace routed through a pin field, such as a BGA with antipads Identical trace routed below the immediate plane layer w Example: 4 mil line width, BGA (1 mm, 39.37 mil), 30 mil antipad Different core misregistration Same core misregistration Range +/-5 mils +/-3 mils Antipad edge to trace edge separation -3.315 mils (-82%) -1.315 mils (-33%) 5

Crosstalk Theory Crosstalk is caused by the coupling of energy from one trace to another Port 1 Active line Port 3 R Z 0 R AC R R Victim line Port 2 Port 4 Z 0 Coupled energy on port 2 is called the near-end crosstalk (NEXT). NEXT is proportional to the sum of the capacitive and inductive couplings. It appears on both microstrips and stripline traces Coupled energy on port 4 is called the far-end crosstalk (FEXT) and is proportional to the difference in the capacitive and inductive coupling. FEXT is zero for homogenous structures such as a stripline 6

Crosstalk Theory Pair of 10-inch, edge-coupled microstrip traces spaced 3 mils apart over solid ground, where the traces are on the same side of the plane At low frequencies, both S12 and S14 have rising slopes The first maximum of the S12 profile occurs at λ/4 of the coupled line length. The subsequent peaks occur at the odd harmonics of λ/4 S14 profile reaches full coupling at frequencies where the time-of-flight difference of the even and odd modes equals half of the period Subsequent S14 peaks occur at odd harmonics of the fundamental S13 profile has corresponding minima at the frequencies where the far-end coupling peaks S14 is zero for stripline [db] 0-10 -20-30 S14 S12 S13-50 10 8 10 9 10 10 7

Measurements A pair of mirrored, serpentine traces on either side of a perforated plane at three different distances from the cutout Unit cell, repeated six times (2.9 inch) Board milled down to contact horseshoe ground pads and signal Differential 500 um GSSG (Ground- Signal-Signal-Ground) picoprobes with SOLT calibration Four-port S-parameters were captured with an Agilent N4230A VNA from 300kHz to 20GHz 1 2 3 474 mil 8

Measurements S12 [db] 0-20 -60-80 1 3 2-100 10 8 10 9 10 10 S14 [db] 0-20 2 3-60 1-80 10 8 10 9 10 10 9

Measurements Measured S12 for trace 3 First maximum occurs at λ/4 of the total line length (2.9 inch) Subsequent peaks occur at the odd harmonics of λ/4 Periodic cutouts causes a series of peaks with a fundamental corresponding to λ/2 of the unit cell length, here 474 mils Subsequent peaks are even harmonics of λ/2. S12 [db] -5-10 -15-20 X: 4.878e+008 Y: -23.72-25 -30-35 -45-50 λ/4 odd harmonics λ/2 X: 5.775e+009 Y: -12.57 harmonics 0.5 1 1.5 2 x 10 10 10

Measurements Relative magnitude of the λ/2 series (first peak) to the λ/4 series, for S12 is: Trace 3: 8.4 db (40%) Trace 2: 10 db (21%) S12 [db] 0-20 -60 8.4 db +40% 10 db +21% -80 0 0.5 1 1.5 2 x 10 10 2 3 11

Measurement Correlation Trace 2 & 3 (2.9 inch) simulated using Ansoft HFSS Simplifications: > Thermal relief pattern was not included > Vias were placed outside of the pin field > Only the antipads nearest to the trace were included Geometrical simplifications limited our range of simulation accuracy to approximately 10 GHz. A wideband causal model was used to capture the frequency dependence of the dielectric material 12

Correlation Trace 2 S12 and S14-30 measured -30 S12 [db] -50-60 -70 HFSS -80 10 8 10 9 10 10 S14 [db] -50-60 measured HFSS -70 10 8 10 9 10 10 13

Correlation Trace 3 S12 and S14 0 0-10 HFSS -10 HFSS S12 [db] -20-30 measurement S14 [db] -20-30 measured -50 10 8 10 9 10 10-50 10 8 10 9 10 10 14

Parameterization Parameterizing the Spacing between Trace and Cutout 4-mil wide traces and 4 + 4 mil thick dielectrics Single cutout with a thermal relief pattern located next to the trace, centered Unit cell length is 500 mils. 20 unit cells concatenated in MATLAB for a total length of 10 inches Trace to cutout perimeter distance (s) was swept from 6 mils to -8 mils Positive s value is over the cutout s = 0 means trace routes along the edge 500 mils 15

Parameterization Parameterizing the Spacing between Trace and Cutout First maximum of the S12 profile occurs at λ/4 of the total line length (10 inch) Subsequent peaks occur at the odd harmonics of λ/4 λ/2 series of peaks due to periodic coupling start at 5.45 GHz, corresponding to λ/2 of the unit cell length (500 mils) Subsequent peaks are at even harmonics of the fundamental S12 [db] 0-20 -60-80 -100-120 S = 6 S = 4 S = 2 S = 0 S = -2 S = -8-140 10 8 10 9 10 10 10 11 16

Parameterization Parameterizing the Spacing between Trace and Cutout S14 profile also shows a series of peaks and dips starting at the λ/2 frequency (5.45 GHz) S14 [db] -20-60 -80-100 -120 s = 6 s = 4 s = 2 s = 0 s = -2 s = -8-140 10 8 10 9 10 10 10 11 17

Parameterization Parameterizing the Spacing between Trace and Cutout S12 magnitude of the first λ/2 peak at 5.45 GHz as a function of the spacing, s S12 coupling increases at approximately 5-6 db/mil as the trace moves closer to the cutout edge With the trace 4 mils over the cutout, the coupling starts to saturate S12 [db] -20-30 -50-60 -70-80 -90 6.6144 db/mil 5.6105 db/mil 5.2188 db/mil 3.2053 db/mil 2.1369 db/mil -100-8 -6-4 -2 0 2 4 6 s [mil] 18

Parameterization Parameterizing the Spacing between Trace and Cutout S12 [db] -60-80 -100-120 -140 0 0.5 1 1.5 2 x 10 9 S12 [db] -60-80 -100-120 6.1326 db/mil 2.2548 db/mil 3.5544 db/mil 4.5929 db/mil 5.7629 db/mil -5 0 5 s [mil] 19

Parameterization Parameterizing the Spacing between Trace and Cutout Magnitude difference between the λ/4 peak envelope and first λ/2 peak > 24 db increase in the S12 coupling across range of separations S12 increase [db] 30 28 26 24 22 20-8 -6-4 -2 0 2 4 6 s [mil] 20

Parameterization Parameterizing the Number of Cutouts Spacing fixed at zero 500-mil unit cell concatenated using 5, 10, 20 and 30 unit cells With 5 unit cells, the λ/4 fundamental is pushed to a center frequency four times higher λ/2 fundamental remains the same because the unit-cell length dictates the location of the first λ/2 peak S12 [db] -50-60 -70-80 -90 20 unit cells 5 unit cells -100 10 8 10 9 10 10 21

Parameterization Parameterizing the Number of Cutouts Magnitude of the first λ/2-42 peak as a function of number of cells Saturation occurs because -44 eventually we get a uniform structure and the per-unit-cell characteristics become stable -46 Same characteristic observed on loss of periodic discontinuities -48 0 10 20 30 40 S12 [db] Number of unit cells [-] 22

Conclusions Measured and simulated data of traces on opposite sides of a reference plane, passing close to or over periodic plane cutouts exhibit non-zero high-frequency crosstalk. The near-end crosstalk due to periodic apertures show two distinct signatures: > Quarter-wave peaks determined by the full coupled length. This was below 1%, even over the voids. > Half-wave peaks determined by the length of between two cutouts. These are 1% with edge aligned and 10% when the trace passes over the void. The half-wave series of peaks depend on the number of periodic voids, and it shows saturation with large number of cutouts. Far-end crosstalk due to vertical coupling through plane voids is also non zero, even if the cross sections above and below the perforated plane form homogeneous striplines. 23