Mansour Keramat. * No part may be reproduced without permission from the author. 1- Application of Data Converters. Contents

Similar documents
The Last Mile Problem

Administrative. Questions can also be asked via . EECS 247- Lecture 26 Bandpass Oversampled ADCs- Systems 2009 Page 1.

EE247 Lecture 27 Today:

Pipeline vs. Sigma Delta ADC for Communications Applications

Data Transmission via Modem. The Last Mile Problem. Modulation of Digital Signals. Modem Standards (CCITT)

Lecture 1, Introduction and Background

A 1.9GHz Single-Chip CMOS PHS Cellphone

Predicting Total Harmonic Distortion (THD) in ADSL Transformers using Behavioural Modeling

Data and Computer Communications. Tenth Edition by William Stallings

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

Chapter 12: Digital Modulation and Modems

Chapter 2: Digitization of Sound

Digital Communication Systems. Asymmetric Digital Subscriber Line (ADSL) Gavin Cameron

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

Chapter 3 Digital Transmission Fundamentals

CHAPTER 4. PULSE MODULATION Part 2

ADSL. Surasak Sanguanpong Last updated: 9 Feb 2001

Optimal Transmit Spectra for Communication on Digital Subscriber Lines

Next: Broadcast Systems

Telecommunication Electronics

xdsl Modulation Techniques

Mobile Communications Chapter 6: Broadcast Systems

9/24/08. Broadcast Systems. Unidirectional distribution systems. Unidirectional distribution. Unidirectional distribution systems DAB Architecture

LOW SAMPLING RATE OPERATION FOR BURR-BROWN

Receiver Design. Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21

Fully integrated UHF RFID mobile reader with power amplifiers using System-in-Package (SiP)

Analog and Telecommunication Electronics

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Physical Layer. Networks: Physical Layer 1

Behzad Razavi, RF Microelectronics, Prentice Hall PTR, 1998

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

William Stallings Data and Computer Communications. Chapter 8 Multiplexing. Multiplexing

DIGITAL COMMUNICATION

SC - Single carrier systems One carrier carries data stream

Working with ADCs, OAs and the MSP430

Cascaded Noise-Shaping Modulators for Oversampled Data Conversion

a. Find the minimum number of samples per second needed to recover the signal without loosing information.

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System

TE 302 DISCRETE SIGNALS AND SYSTEMS. Chapter 1: INTRODUCTION

BASIC TECHNOLOGY AND SERVICES

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

ET4254 Communications and Networking 1

Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu

Data and Computer Communications Chapter 8 Multiplexing

VLSI Chip Design Project TSEK01

FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1

Physical Layer: Outline

Point-to-Point Communications

Another way to implement a folding ADC

CS420/520 Axel Krings Page 1 Sequence 8

Lec. 1: Introduction to Data Convertors

PERFORMANCE EVALUATION OF A GIGABIT DSL MODEM USING SUPER ORTHOGONAL COMPLETE COMPLEMENTARY CODES UNDER PRACTICAL CROSSTALK CONDITIONS

How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion

Chapter 2. Physical Layer

System on a Chip. Prof. Dr. Michael Kraft

Waveform Encoding - PCM. BY: Dr.AHMED ALKHAYYAT. Chapter Two

Low Power RF Transceivers

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

Session 3. CMOS RF IC Design Principles

MSAN B1Q Line Code Tutorial Application Note. Introduction. Line Coding

3. DAC Architectures and CMOS Circuits

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

UNIT-1. Basic signal processing operations in digital communication

Orthogonal Frequency Division Multiplexing & Measurement of its Performance

Stream Information. A real-time voice signal must be digitized & transmitted as it is produced Analog signal level varies continuously in time

AN INTEGRATED SOLUTION FOR CT2 DIGITAL CORDLESS TELEPHONES. The Am79C410 PhoX

Chapter 1 Introduction

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

Pulse Code Modulation

Lecture #2. EE 471C / EE 381K-17 Wireless Communication Lab. Professor Robert W. Heath Jr.

PULSE CODE MODULATION (PCM)

Chapter-1: Introduction

Basic Concepts in Data Transmission

Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications

Low-Power Pipelined ADC Design for Wireless LANs

The Physical Layer Outline

Design Implementation Description for the Digital Frequency Oscillator

Software Defined Radio in Ham Radio Dennis Silage K3DS TS EPA Section ARRL

HART Modem DS8500. Features

SYSTEMATIC DESIGN OF SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS

Overview of Digital Mobile Communications

Fundamentals of Digital Communication

Appendix B. Design Implementation Description For The Digital Frequency Demodulator

5Gbps Serial Link Transmitter with Pre-emphasis

CDMA Principle and Measurement

POWER LINE COMMUNICATION. A dissertation submitted. to Istanbul Arel University in partial. fulfillment of the requirements for the.

Digitally-Controlled RF Self- Interference Canceller for Full-Duplex Radios

Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications

AD9772A - Functional Block Diagram

EE247 Lecture 11. Example: Switched-capacitor filters in CODEC integrated circuits. Switched-capacitor filter design summary

Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC

CS441 Mobile & Wireless Computing Communication Basics

CHETTINAD COLLEGE OF ENGINEERING & TECHNOLOGY NH-67, TRICHY MAIN ROAD, PULIYUR, C.F , KARUR DT.

Adoption of this document as basis for broadband wireless access PHY

MIT Wireless Gigabit Local Area Network WiGLAN

Optical Fiber Communications p. 1 Introduction p. 1 History of Optical Fibers p. 1 Optical Fibers Versus Metallic Cable Facilities p.

Transcription:

Mansour Keramat Analog and Mixed Signal Laboratory Electrical & Computer Eng. Dept. University of Connecticut Storrs, CT 06269 E-mail: keramat@engr.uconn.edu URL: http://www.engr.uconn.edu/~keramat * No part may be reproduced without permission from the author. Contents I - Applications of Data Converters II - Design of Track and Hold III- Nyquist-Rate Converters IV- Oversampling Converters V- Digital-to-Analog Architectures VI - Test of Data Converters Page: 1-2

Page: 1-3 Outline 1- Why Data Converters 2- Wireless Communications 3-4- Voiceband Digital Communications 5- Smart Sensors 6- Data Storage 7- Digital Imaging 8- Video Systems 9- Test of Integrated Circuits 10- Motor Control 11- Digital Control Page: 1-4

Why Data Converters? Typical Application of Data Converters: Analog to Digital Converter Digital Network Digital to Analog Converter Analog Domain Page: 1-5 Wireless Communications Cellular Phones: Low Sampling Rate (8 ksps) 13 bits Antenna Voice Coding Channel Coding & Interleaving Encryption Modulation D/A RF Modulation PA D U PL D/A Voice Decoding Channel Decoding & Deinterleaving Decryption Demodulation & Equalization RF Demodulation RF/IF Conversion E X O R High Sampling Rate (20 MSPS) <8 bits Page: 1-6

Wireless Communications Ideal GSM Basestation: The intention is to bring the converter as near as possible to the RF antenna of the system. Antenna 890->915 MHz LNA LNA: Low Noise Amplifier : RF Filter Challenge: In GSM systems an analog input bandwidth of more than 900MHz would be required! Page: 1-7 Wireless Communications Realistic GSM Basestation: Antenna 890->915 MHz LNA 71 MHz ± 70 khz : RF Filter f LO IF Filter LNA: Low Noise Amplifier Pipelined or Converter Page: 1-8

Modems: Transmit and receive information through twisted pair wires. 1- High-speed voice band modems (56 kbps Modem) 2- Integrated Services Digital Network (ISDN) modems 3- Digital Subscriber Line (DSL) modems 4- Cable Modems 5- Wireless modems Page: 1-9 Digital Subscriber Line (DSL) Modems: Client Computer DSL Modem Fax Telephone Splitter For full Rate Local Loop 1K to 18K ft 24-26 AWG, Copper Central Office Splitter DSL Line Card Voice Band Line Card ATM Frame Relay etc. Public Switched Telephone Network (PSTN) Page: 1-10

xdsl Modems: ADSL: Asymmetric DSL (1.5 Mbps) SDSL: Symmetric DSL (1 Mbps) RDSL: Rate-adaptive DSL (1.5 Mbps) IDSL: ISDN DSL (128 Kbps) CDSL: Consumer DSL (1 Mbps) HDSL: High-speed DSL (1.54 Mbps) VDSL: Very high-speed DSL (51 Mbps) Page: 1-11 Types of ADSL: 1- Carrierless Amplitude-Phase (CAP) 2- Discrete Moltitone (DMT) Both use Quadrature Amplitude Modulation (QAM) and 2-15 bits per tone. Amplitude Voiceband Telephony Upstream Data Downstream Data 4 khz 25 khz 138 khz 200 khz 1.1 MHz Page: 1-12

ADSL Analog Front-End (AFE): 2-bit serial port reset_n Clock 80MHz DCXO PLL Bias Control Tx: 1 bit 40Msps DAC PAA Line Driver Voltage swing: 7V pp-diff Line 1dB per step Hybrid Line replica ADC PGA Rx: 2 bit 80Msps fs=80mhz Eff bits=14 AFE Chip Page: 1-13 ADSL Chipset: Texas Instruments (TI) solution: Universal Digital Interface TNETD4100 ADSL Codec TNETD4020 Line Receiver THS6032 Rx ADSL Transceiver TNETD4200 Contains 14 bit and D/A Line Driver THS6062 Tx Transceiver performs the ADSL DMT modulation/demodulation, all initialization and training sequence of the ADSL specifications. Page: 1-14

ISDN Modems: 144 kbit Binary Sigma-Delta D/A 16 MHz 1-bit Clamp Circuit 3rd Order Smoothing Filter - TX Amp + 75 Ohm Subscriber Line 75 Ohm 150 R R 2R 2R Digital Code Digital Decimator Filter 16 MHz Second Order Sigma-Delta C Hybrid ISDN U-Interface (144 kbps) Page: 1-15 Gigabit Ethernet: It requires four 8-bit converters at the receiver end. The converters should operate at 125 Mega sample per second (MSPS). Although the resolution is not high, the power consumption is the main challenge in the design procedure. The dynamic range of the converters must be high enough to overcome the noise, interference, and attenuation through the cable. CAT-5 Wire - Output Binary Data RX Amp + High Speed Converter N Page: 1-16

Voiceband Digital Communications PCM Codec: Analog Transmitter Digital 0-4 khz 2 MHz 32 khz 16 khz 8 khz 8 khz 8 khz V in Anti-aliasing Active RC Filter Second Order Switched Cap. Σ Modulator Sinc Filter 3 rd Order First Halfband Filtert Second Halfband Filtert Sinc Droop Correction Filter µ/a law Compressor Interface V out Anti-aliasing Active RC Filter Second Order Switched Cap. Smoothing Filter Second Order Digital Σ Modulator Second Halfband Filtert First Halfband Filtert Sinc Drrop Correction Filter µ/a law Expander 0-4 khz 2 MHz 32 khz 16 khz 8 khz 8 khz 8 khz Receiver Page: 1-17 Smart Sensors Object Sensor Signal Conditioning Digital Signal Processing Target Actuator Signal Conditioning D/A Smart Sensor is a sensor with data acquisition and data processing Page: 1-18

Data Storage Hard Disk: The data stored on a compact disk (CD) and computer hard disk are binary signals. However, the signal generated by the read head is analog and corrupted with noise and distortion. As a result, the disk drive read channels requires lots of filtering and post processing. Analog signal from read head AGC Automatic Gain Control LPF Switched- Cap Filter Clock Generator Page: 1-19 Digital Imaging Camera Recorder: Today s imaging systems make use of extensive digital post processing. Images can be captured by charge-coupled devices (CCDs) or by advanced CMOS image sensors. Image voltage or current signal is digitized by an converter. Image Sensor Anti-Aliasing Filter -Image Stabilization -Luminance processing -Zoom and Focus Page: 1-20

Video Systems High-Definition Television (HDTV) Set-top Box: A digital set top box is used to deliver interactive video services to a TV set via cable, satellite, or network. The video signal (270MBPS) is compressed into 2-15 MBPS (MPEG2) bit stream and modulated to form the RF signal. The sampling speed of DAC must be 74.25 MHz, and with a resolution of 8 to 10 bits. Network Interface Module Audio D/A V audio V in Tuner Demodulator MPEG2 DEMUX HDTV Decoder 3X Video D/A V video THS 8133/34 Page: 1-21 Test of Integrated Circuits Arbitrary Waveform Generator (AWG) : The test of analog and mixed signal circuits usually requires precision test signals. Therefore, an Arbitrary Waveform Generator (AWG) is needed. The main idea is to use to create a coded binary signal which contains the information of test signal. The desired signal can be obtained by filtering the bit stream of the coded signal. TMS320 C6x Interface 1-bit DAC Lowpass Filter Output Signal Page: 1-22

Motor Control Cost-Effective Drivers : AC induction motors are widely used because of its low cost, high reliability and high efficiency. Flexibility of makes it possible to accomplish complex nonlinear control [8]. Feedback parameters like current, voltage, and position can be sensed and converted to digital signals by the use of converters. After processing the analog command signals can be obtained by D/A converters. - Estimate the feedback Parameters - Algorithm of control 123 ADC DAC Power Amplifier Page: 1-23 Digital Control Display & Control Data Transmission Analog Feedback Signal Conditioning ADC Unit DAC Analog Amplifier Signal Conditioning Position Control Speed Control Page: 1-24

Data Converters for Telecom Application Year Supply Technology Bits fs Speech ISDN GSM OSR Type Area mm 2 1980 ± 5V 5 µ NMOS 8 8 khz Suc. Appro 50 1985 ± 5V 2.4 µ CMOS 12 1 MHz 256x 1990 +5V 1.2 µ CMOS 13 2 MHz 512x 1995 +5V 0.7 µ CMOS 14 2 MHz 512x 1987 +5V 2 µ CMOS 10 16 MHz 128x 1996 +3V 0.5 µ CMOS 10 16 MHz 128x 1990 +5V 1.2 µ CMOS 8 270 khz 1x 1993 +5V 0.7 µ CMOS 8 270 khz 1x 1995 +3V 0.5 µ CMOS 13 8 6.5 MHz 24x ADSL 1993 +5V 0.7 µ CMOS 12 53 MHz 24x 1997 +3V 0.5 µ CMOS 12 8.8 MHz 4x VDSL 1998 +3V 0.35 µ CMOS 12 40 MHz 1x 2 nd Order D/A 2 nd Order D/A 2 nd Order D/A 2 nd Order D/A 4 th order D 6 th order D D/A Suc. Appr. Binary Weig D/A Suc. Appr. Binary Weig D/A 4 th order D Bin.-Weig. D/A 4 th order D 6 th order D D/A Pipelined Switched-I D/A Pipelined Switched-I D/A 3.5 2 2 1 1.5 2 Power mw 20 6 4 5 3 2 15 2 1.5 35 10 1 10 1 10 1.5 0.4 9 7 5 2 5 2 14 3 850 700 120 30 250 60 Page: 1-25 Conclusions Target Applications: Wireless Communications xdsl Gigabit Ethernet Video Systems Page: 1-26

References and Further Reading [1] V. K. Garg and J. E. Wilkes, Principles and Applications of GSM, Prentice-Hall, 1999. [2] D. J. Rauschmayer, ADSL/VDSL Principles, Macmillan Technologies Publishing, 1999. [3] B. Razavi, RF Microelectronics, Prentice-Hall, 1997. [4] R. J. van de Plassche, Integrated Analog-to-Digital and Digitalto-Analog Converters. Kluwer Academic Publishers, 1994. [5] B. Razavi, Principles of Data Conversion System Design. IEEE Press, 1995. [6] G. W. Roberts and A. K. Lu, Analog Signal Generation for Built- In-Self-Test of Mixed-Signal Integrated Circuits, Kluwer Academic Publishers, 1995. Page: 1-27 References and Further Reading (cont.) [7] Texas Instruments, Providing the Right Solution for VDSL, Version 1.05, July 1999. [8] Texas Instruments, Solutions for Motor Control Using the TMS320f240 Controller, SPRA345, 1999. Page: 1-28