ORDERING INFORMATION SOT (SOT-23) DBV SOT (SC-70) DCK

Similar documents
SN74LVC1G18 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT



SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

ORDERING INFORMATION. SSOP DCT Reel of 3000 SN74LVC2G125DCTR C25 _

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

SINGLE RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT-TRIGGER INPUTS

SN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A

SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

SN74LVC2G04-EP DUAL INVERTER GATE

2 C Accurate Digital Temperature Sensor with SPI Interface

OUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

POSITIVE-VOLTAGE REGULATORS


CD74HCT4543 BCD-TO-7 SEGMENT LATCH/DECODER/DRIVER

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

Excellent Integrated System Limited



SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

ua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE

LM317M 3-TERMINAL ADJUSTABLE REGULATOR

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS

ORDERING INFORMATION. SSOP DL SN74ALVC164245DLR ALVC Reel of ALVC164245ZQLR

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

MSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS

CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

SN74LV04A-Q1 HEX INVERTER

Single 3-Input Positive-XOR Gate Check for Samples: SN74LVC1G386

CD54/74HC30, CD54/74HCT30

Excellent Integrated System Limited

Single 3-Input Positive-OR Gate

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SINGLE SCHMITT-TRIGGER BUFFER

CD54HC194, CD74HC194, CD74HCT194

4423 Typical Circuit A2 A V

The ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION

ORDERING INFORMATION PACKAGE

SN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS

TIB82S105BC FIELD-PROGRAMMABLE LOGIC SEQUENCER WITH 3-STATE OUTPUTS OR PRESET

ORDERING INFORMATION. 40 C to 85 C SN74ALVC16244AZRDR TSSOP DGG Tape and reel ALVC16244A SN74ALVC16244ADGGRE4

SN74CB3Q BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

CD4541B. CMOS Programmable Timer High Voltage Types (20V Rating) Features. [ /Title (CD45 41B) /Subject. (CMO S Programmable. Timer High Voltage

1.5 C Accurate Digital Temperature Sensor with SPI Interface

description/ordering information

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN74LVC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

LM317 3-TERMINAL ADJUSTABLE REGULATOR

SN74LVC2244ADWR OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS. description/ordering information

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

µa78m00 SERIES POSITIVE-VOLTAGE REGULATORS

ORDERING INFORMATION PACKAGE

CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS


CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

description/ordering information

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN54LVTH162245, SN74LVTH V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

SN54HC00, SN74HC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Dual Inverter Gate Check for Samples: SN74LVC2GU04

ORDERING INFORMATION. TSSOP DGG Tape and reel LVC16244A 74LVC16244ADGGRG4

SN54ALS541, SN74ALS540, SN74ALS541 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION TOP-SIDE

SINGLE 2-INPUT POSITIVE-AND GATE

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54/74AC257, CD54/74ACT257, CD74ACT258

SN54LVTH16374, SN74LVTH V ABT 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS


SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

54ACT16827, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

SN74AVC BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Single 3-Input Positive-NOR Gate Check for Samples: SN74LVC1G27

SN74ALVCH V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS FEATURES DESCRIPTION

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SN54HC86, SN74HC86 QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES

description/ordering information

SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3251RGYR CU251. SOIC D Tape and reel SN74CBT3251DR

CD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description

SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL_2 INPUTS AND OUTPUTS SCES700 OCTOBER 2007

SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE SCES389J MARCH 2002 REVISED NOVEMBER 2007

SN74AHC1G04 SINGLE INVERTER GATE

SN75176A DIFFERENTIAL BUS TRANSCEIVER

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN5414, SN54LS14, SN7414, SN74LS14 HEX SCHMITT-TRIGGER INVERTERS

SN54AC240, SN74AC240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

Transcription:

www.ti.com FEATURES Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 4.1 ns at 3.3 V Low Power Consumption, 10-µA Max I CC ±24-mA Output Drive at 3.3 V Typical V OLP (Output Ground Bounce) <0.8 V at V CC = 3.3 V, T A = 25 C Typical V OHV (Output V OH Undershoot) >2 V at V CC = 3.3 V, T A = 25 C I off Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds 100 ma Per JESD 78, Class II ESD Protection Exceeds JESD 22 2000-V Human-Body Model (A114-A) 200-achine Model (A115-A) 1000-V Charged-Device Model (C101) DBV OR DCK PACKAGE (TOP VIEW) 1A GND 2A 2A GND 1A 1 2 3 3 2 1 SN74LVC2G04 DUAL INVERTER GATE SCES195J APRIL 1999 REVISED JULY 2005 4 5 6 6 5 4 1Y V CC 2Y YEA, YEP, YZA, OR YZP PACKAGE (BOTTOM VIEW) 2Y V CC 1Y DESCRIPTION/ORDERING INFORMATION This dual inverter is designed for 1.65-V to 5.5-V V CC operation. The SN74LVC2G04 performs the Boolean function Y = A. ORDERING INFORMATION T A PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKING (2) 40 C to 85 C NanoStar WCSP (DSBGA) 0.17-mm Small Bump YEA NanoFree WCSP (DSBGA) 0.17-mm Small Bump YZA (Pb-free) NanoStar WCSP (DSBGA) 0.23-mm Large Bump YEP NanoFree WCSP (DSBGA) 0.23-mm Large Bump YZP (Pb-free) SOT (SOT-23) DBV SOT (SC-70) DCK Reel of 3000 Reel of 3000 Reel of 250 Reel of 3000 Reel of 250 SN74LVC2G04YEAR SN74LVC2G04YZAR SN74LVC2G04YEPR SN74LVC2G04YZPR SN74LVC2G04DBVR SN74LVC2G04DBVT SN74LVC2G04DCKR SN74LVC2G04DCKT _CC_ (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. (2) DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. YEA/YZA,YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free). C04_ CC_ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar, NanoFree are trademarks of Texas Instruments. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 1999 2005, Texas Instruments Incorporated

SN74LVC2G04 DUAL INVERTER GATE SCES195J APRIL 1999 REVISED JULY 2005 DESCRIPTION/ORDERING INFORMATION (CONTINUED) www.ti.com NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the die as the package. This device is fully specified for partial-power-down applications using I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. FUNCTION TABLE (EACH INVERTER) INPUT A H L OUTPUT Y L H LOGIC DIAGRAM (POSITIVE LOGIC) 1A 1 6 1Y 2A 3 4 2Y Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) MIN MAX UNIT V CC Supply voltage range 0.5 6.5 V V I Input voltage range (2) 0.5 6.5 V V O Voltage range applied to any output in the high-impedance or power-off state (2) 0.5 6.5 V V O Voltage range applied to any output in the high or low state (2)(3) 0.5 V CC + 0.5 V I IK Input clamp current V I < 0 50 ma I OK Output clamp current V O < 0 50 ma I O Continuous output current ±50 ma Continuous current through V CC or GND ±100 ma DBV package 165 DCK package 259 θ JA Package thermal impedance (4) C/W YEA/YZA package 143 YEP/YZP package 123 T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed. (3) The value of V CC is provided in the recommended operating conditions table. (4) The package thermal impedance is calculated in accordance with JESD 51-7. 2

www.ti.com SN74LVC2G04 DUAL INVERTER GATE SCES195J APRIL 1999 REVISED JULY 2005 Recommended Operating Conditions (1) MIN MAX UNIT Operating 1.65 5.5 V CC Supply voltage V Data retention only 1.5 V CC = 1.65 V to 1.95 V 0.65 V CC V CC = 2.3 V to 2.7 V 1.7 V IH High-level input voltage V V CC = 3 V to 3.6 V 2 V CC = 4.5 V to 5.5 V V CC = 1.65 V to 1.95 V 0.7 V CC 0.35 V CC V CC = 2.3 V to 2.7 V 0.7 V IL Low-level input voltage V V CC = 3 V to 3.6 V 0.8 V CC = 4.5 V to 5.5 V 0.3 V CC V I Input voltage 0 5.5 V V O Output voltage 0 V CC V V CC = 1.65 V 4 V CC = 2.3 V 8 I OH High-level output current 16 ma V CC = 3 V 24 V CC = 4.5 V 32 V CC = 1.65 V 4 V CC = 2.3 V 8 I OL Low-level output current 16 ma V CC = 3 V 24 V CC = 4.5 V 32 V CC = 1.8 V ± 0.15 V, 2.5 V ± 0.2 V 20 t/ v Input transition rise or fall rate V CC = 3.3 V ± 0.3 V 10 ns/v V CC = 5 V ± 0.5 V 5 T A Operating free-air temperature 40 85 C (1) All unused inputs of the device must be held at V CC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 3

SN74LVC2G04 DUAL INVERTER GATE SCES195J APRIL 1999 REVISED JULY 2005 Electrical Characteristics over recommended operating free-air temperature range (unless otherwise noted) Switching Characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) www.ti.com PARAMETER TEST CONDITIONS V CC MIN TYP (1) MAX UNIT V OH V OL I OH = 100 µa 1.65 V to 5.5 V V CC 0.1 I OH = 4 ma 1.65 V 1.2 I OH = 8 ma 2.3 V 1.9 I OH = 16 ma 2.4 3 V I OH = 24 ma 2.3 I OH = 32 ma 4.5 V 3.8 I OL = 100 µa 1.65 V to 5.5 V 0.1 I OL = 4 ma 1.65 V 0.45 I OL = 8 ma 2.3 V 0.3 I OL = 16 ma 0.4 3 V I OL = 24 ma 0.55 I OL = 32 ma 4.5 V 0.55 I I A inputs V I = 5.5 V or GND 0 to 5.5 V ±5 µa I off V I or V O = 5.5 V 0 ±10 µa I CC V I = 5.5 V or GND, I O = 0 1.65 V to 5.5 V 10 µa I CC One input at V CC 0.6 V, Other inputs at V CC or GND 3 V to 5.5 V 500 µa C i V I = V CC or GND 3.3 V 3.5 pf (1) All typical values are at V CC = 3.3 V, T A = 25 C. PARAMETER V CC = 1.8 V V CC = 2.5 V V CC = 3.3 V V CC = 5 V FROM TO ± 0.15 V ± 0.2 V ± 0.3 V ± 0.5 V (INPUT) (OUTPUT) MIN MAX MIN MAX MIN MAX MIN MAX t pd A Y 3.1 8 1.5 4.4 1.2 4.1 1 3.2 ns V V UNIT Operating Characteristics T A = 25 C V CC = 1.8 V V CC = 2.5 V V CC = 3.3 V V CC = 5 V PARAMETER TEST CONDITIONS UNIT TYP TYP TYP TYP C pd Power dissipation capacitance f = 10 MHz 14 14 14 16 pf 4

www.ti.com SN74LVC2G04 DUAL INVERTER GATE SCES195J APRIL 1999 REVISED JULY 2005 PARAMETER MEASUREMENT INFORMATION From Output Under Test C L (see Note A) R L R L S1 V LOAD Open GND TEST t PLH /t PHL t PLZ /t PZL t PHZ /t PZH S1 Open V LOAD GND LOAD CIRCUIT INPUTS V CC V I t r /t f V LOAD C L R L V 1.8 V ± 0.15 V 2.5 V ± 0.2 V 3.3 V ± 0.3 V 5 V ± 0.5 V V CC V CC 3 V V CC 2 ns 2 ns 2.5 ns 2.5 ns VCC/2 V CC /2 1.5 V V CC /2 2 V CC 2 V CC 6 V 2 V CC 30 pf 30 pf 50 pf 50 pf 1 kω 500 Ω 500 Ω 500 Ω 0.15 V 0.15 V 0.3 V 0.3 V V I t w Timing Input 0 V V I t su t h Input 0 V Data Input V I 0 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES Input V I 0 V Output Control V I 0 V Output t PLH t PHL V OH V OL Output Waveform 1 S1 at V LOAD (see Note B) t PZL t PLZ V OL + V V LOAD /2 V OL Output t PHL t PLH VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS V OH V OL Output Waveform 2 S1 at GND (see Note B) t PZH t PHZ V OH V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING V OH 0 V NOTES: A. C L includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z O = 50 Ω. D. The outputs are measured one at a time, with one transition per measurement. E. t PLZ and t PHZ are the same as t dis. F. t PZL and t PZH are the same as t en. G. t PLH and t PHL are the same as t pd. H. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuit and Voltage Waveforms 5

PACKAGE OPTION ADDENDUM www.ti.com 5-Dec-2005 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty SN74LVC2G04DBVR ACTIVE SOT-23 DBV 6 3000 Green (RoHS & SN74LVC2G04DBVRE4 ACTIVE SOT-23 DBV 6 3000 Green (RoHS & SN74LVC2G04DBVT ACTIVE SOT-23 DBV 6 250 Green (RoHS & SN74LVC2G04DBVTE4 ACTIVE SOT-23 DBV 6 250 Green (RoHS & SN74LVC2G04DCKR ACTIVE SC70 DCK 6 3000 Green (RoHS & SN74LVC2G04DCKRE4 ACTIVE SC70 DCK 6 3000 Green (RoHS & SN74LVC2G04DCKRG4 ACTIVE SC70 DCK 6 3000 Green (RoHS & SN74LVC2G04DCKT ACTIVE SC70 DCK 6 250 Green (RoHS & SN74LVC2G04DCKTE4 ACTIVE SC70 DCK 6 250 Green (RoHS & Eco Plan (2) Lead/Ball Finish MSL Peak Temp (3) SN74LVC2G04YEAR ACTIVE WCSP YEA 6 3000 TBD SNPB SN74LVC2G04YEPR ACTIVE WCSP YEP 6 3000 TBD SNPB SN74LVC2G04YZAR ACTIVE WCSP YZA 6 3000 Pb-Free (RoHS) SN74LVC2G04YZPR ACTIVE WCSP YZP 6 3000 Pb-Free (RoHS) SNAGCU SNAGCU (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Green (RoHS & : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 5-Dec-2005 to Customer on an annual basis. Addendum-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters dataconverter.ti.com Automotive www.ti.com/automotive DSP dsp.ti.com Broadband www.ti.com/broadband Interface interface.ti.com Digital Control www.ti.com/digitalcontrol Logic logic.ti.com Military www.ti.com/military Power Mgmt power.ti.com Optical Networking www.ti.com/opticalnetwork Microcontrollers microcontroller.ti.com Security www.ti.com/security Telephony www.ti.com/telephony Video & Imaging www.ti.com/video Wireless www.ti.com/wireless Mailing Address: Texas Instruments Post Office Box 655303 Dallas, Texas 75265 Copyright 2005, Texas Instruments Incorporated