Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Similar documents
Lecture 17: BJT/FET Mixers/Mixer Noise

Low-Noise Amplifiers

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Berkeley. Mixers: An Overview. Prof. Ali M. Niknejad. U.C. Berkeley Copyright c 2014 by Ali M. Niknejad

RF transmitter with Cartesian feedback

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A GSM Band Low-Power LNA 1. LNA Schematic

Quiz2: Mixer and VCO Design

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

FA 8.1: A 115mW CMOS GPS Receiver

High-Linearity CMOS. RF Front-End Circuits

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

AVoltage Controlled Oscillator (VCO) was designed and

0.85V. 2. vs. I W / L

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Lecture 20: Passive Mixers

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

Designing of Low Power RF-Receiver Front-end with CMOS Technology

A 900 MHz CMOS RF Receiver

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Design of a Low Noise Amplifier using 0.18µm CMOS technology

315MHz Low-Power, +3V Superheterodyne Receiver

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Operational Amplifiers

Fully integrated CMOS transmitter design considerations

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Mixer. General Considerations V RF VLO. Noise. nonlinear, R ON

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Advanced Operational Amplifiers

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Low Flicker Noise Current-Folded Mixer

TWO AND ONE STAGES OTA

Design of Low Power Linear Multi-band CMOS Gm-C Filter

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

Single-Stage Integrated- Circuit Amplifiers

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

IC design for wireless system

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

433MHz front-end with the SA601 or SA620

An 8mA, 3.8dB NF, 40dB Gain CMOS Front-End for GPS Applications

Radio-Frequency Circuits Integration Using CMOS SOI 0.25µm Technology

Op-Amp Simulation Part II

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

EECS 290C: Advanced circuit design for wireless Class Final Project Due: Thu May/02/2019

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

PROJECT ON MIXED SIGNAL VLSI

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Introduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps

DESCRIPTIO FEATURES APPLICATIO S. LT GHz to 2.7GHz Receiver Front End TYPICAL APPLICATIO

RF Integrated Circuits

Multi-Finger MOSFET Low Noise Amplifier Performance Analysis

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

] (1) Problem 1. University of California, Berkeley Fall 2010 EE142, Problem Set #9 Solutions Prof. Jan Rabaey

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Narrowband CMOS RF Low-Noise Amplifiers

2.Circuits Design 2.1 Proposed balun LNA topology

Receiver Architecture

ECEN 474/704 Lab 6: Differential Pairs

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

Lecture 16: Small Signal Amplifiers

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

A 5.2GHz RF Front-End

Analog Integrated Circuit Design Exercise 1

Low-Noise Mixing Circuits in CMOS Microwave Integrated Circuits

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

Design of a CMOS RF front end receiver in 0.18μm technology

ELC224 Final Review (12/10/2009) Name:

High Gain Low Noise Amplifier Design Using Active Feedback

THE rapid growth of portable wireless communication

Dr.-Ing. Ulrich L. Rohde

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Introduction to Surface Acoustic Wave (SAW) Devices

14 MHz Single Side Band Receiver

Low noise amplifier, principles

ETI , Good luck! Written Exam Integrated Radio Electronics. Lund University Dept. of Electroscience

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

A CMOS GHz UWB LNA Employing Modified Derivative Superposition Method

Transcription:

Multimode 2.4 GHz Front-End with Tunable g m -C Filter Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Overview Introduction Complete System LNA Mixer Gm-C filter Conclusion

Introduction More and more devices becoming equipped with wireless technologies Bluetooth, WiFi, ZigBee all operate at a 2.4GHz carrier frequency Wireless front-ends are imperative for RF communication

System Level Receiver LNA Amplifies antenna signal and designed to minimize noise at the carrier frequency Mixer Demodulates signal, but adds unwanted harmonic frequencies Gm-C filter LPF removes unwanted harmonics, tunable for different channel bandwidths Direct Conversion RF and LO frequencies are the same

Low Noise Amplifier Necessary for low noise figure of system Low noise factor directly added to total noise factor High gain reduces noise contributed by following stages Noise factor predicted by the Friis equation F F LNA + F G Mix LNA 1 Fgm c 1 + G G LNA Mix

Low Noise Amplifier Inductively degenerated cascode topology Input matched to 50Ω Load Inductor resonates with output capacitance at 2.4 GHz Transistor lengths chosen based on α and f t for different current densities as practiced in class

Single-Differential Circuit Creates Differential Signal needed for mixer Cascoded CS differential amp w/ AC ground input Half-circuit technique not accurate, but decent assumption to start design

LNA Challenges IIP3 optimization Matching to mixer s strange input impedance

LNA Challenges

LNA Challenges Z mixer = 15 j75 Ω

Mixer Traditional Gilbert cell variant High port-port isolation Active, providing gain Direct conversion Less folded noise in downconversion No image rejection filter needed Flicker noise present at low frequencies DC offset present

Mixer Design AC coupled Quick M1, M2 gate bias Square LO assumed No tail Current source Improves linearity Improves noise More Headroom

Mixer Operation RF signal converted to current M1, M2 linear region Assumed LO signal & perfect switching f RF = f LO Square Wave from 0-1 requires manipulation of 2 1 Fourier series equation for analysis -1

Mixer Operation RF signal converted to current M1, M2 linear region Assumed LO signal & perfect switching f RF = f LO Square Wave from 0-1 requires manipulation of 2 Fourier series equation for analysis 1 Add 1-1

Mixer Operation RF signal converted to current M1, M2 linear region Assumed LO signal & perfect switching f RF = f LO Square Wave from 0-1 requires manipulation of 2 Fourier series equation for analysis 1 Add 1 Divide by 2-1

Noise Folding Noise adds at DC from odd harmonics of 2.4GHz 2.4GHz 7.2GHz 12GHz

Transient Example DC offset!

g m -C Filter Channel selection for direct conversion receivers 3 rd order Butterworth filter (60 db/decade) Amount of g m (2 100 μs) adjust BW between 600 khz (Bluetooth) 20 MHz (802.11.n) Primary goals are linearity, power, area C is big Assumes large gain in front (1/f noise, subthreshold)

Transconductor V DD I bias 2 I tune Translinear loop V inp V inm M 1 M 2 M 4 M 3 Ioutp I outm I 1 I 2 R 1 I tune V SS I tune R 2

Issues With Subthreshold Low Vth and rolloff for standard device This figure is Vth vs. L for standard pfet, LP (high Vth / low leakage), and 3.3V pfet.

Subthreshold Slopes For reasonable bias current, area unreasonably large I DS = µ C eff ox W L q( V V mkt ) kt gs t qvds ( m 1) exp 1 exp q 2 kt

Subthreshold Slopes For reasonable bias current, area unreasonably large I DS = µ C eff ox W L q( V V mkt ) kt gs t qvds ( m 1) exp 1 exp q 2 kt

Feedback Issues C GD of M 1 (& M 3 ) creates a right half plane zero that extends gain while phase crosses 180 sooner. I bias V DD 2 I tune The sizes of M 1 required for subthreshold operation with R 1 less than 1 MΩ required more than 3pF of compensation V inp M 1 M 2 I outp I outm I 1 R 1 I tune V SS

Feedback Issues C GD of M 1 (& M 3 ) creates a right half plane zero that extends gain while phase crosses 180 sooner. I bias V DD 2 I tune The sizes of M 1 required for subthreshold operation with R 1 less than 1 MΩ required more than 3pF of compensation V inp M 1 M 2 I outp I outm I 1 R 1 I tune V SS

Bode Plot This is entire transconductor Shows Evidence of feedback loop issues

g m -C Filter Abandoned sub-threshold approach. In saturation, output series expansion is below: g m 1/R Without short channel effects and channel length modulation, h.o.t. still appear

Transconductance Maximum value of 206.2 μs Variation of g m less than 0.1% over 0.5V input range

IIP3

Conclusion / Future Work We enjoyed our first large RF design project We learned a lot confronting challenges of RF analog design Subthreshold design will be an increasingly useful tool

Thank you Mohammad Ghahramani Prof. Wentzloff db Café

Questions?