A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology

Similar documents
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

A 60GHz Sub-Sampling PLL Using A Dual-Step-Mixing ILFD

ECEN620: Network Theory Broadband Circuit Design Fall 2014

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

NEW WIRELESS applications are emerging where

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection

Frequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.

A 1.6-to-3.2/4.8 GHz Dual Modulus Injection-Locked Frequency Multiplier in

20 GHz Low Power QVCO and De-skew Techniques in 0.13µm Digital CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

SiNANO-NEREID Workshop:

A Divide-by-Two Injection-Locked Frequency Divider with 13-GHz Locking Range in 0.18-µm CMOS Technology

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

/$ IEEE

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

Above 200 GHz On-Chip CMOS Frequency Generation, Transmission and Receiving

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

A Fully-Integrated Low Power K-band Radar Transceiver in 130nm CMOS Technology

Military End-Use. Phased Array Applications. FMCW Radar Systems

Outline. Motivation. Design Challenges. Design of Mode-Switching VCO. Measurement Results. Conclusion 7/8/14

A 25-GHz Differential LC-VCO in 90-nm CMOS

A W-Band Phase-Locked Loop for Millimeter-Wave Applications

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

1-GHz and 2.8-GHz CMOS Injection-locked Ring. Oscillator Prescalers. Rafael J. Betancourt-Zamora, Shwetabh Verma. and Thomas H.

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Building IP for Current and Future RF IC

Something More We Should Know About VCOs

1-GHz and 2.8-GHz CMOS Injection-locked Ring Oscillator Prescalers

A Pulse-Based CMOS Ultra-Wideband Transmitter for WPANs

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

The Effect of Substrate Noise on VCO Performance

A Low Power 900MHz Superheterodyne Compressive Sensing Receiver for Sparse Frequency Signal Detection

SiGe PLL design at 28 GHz

Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

A Low Phase Noise LC VCO for 6GHz

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Dual-Frequency GNSS Front-End ASIC Design

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Design of mm-wave Injection Locking Power Amplifier. Student: Jiafu Lin Supervisor: Asst. Prof. Boon Chirn Chye

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Session 3. CMOS RF IC Design Principles

THE UWB system utilizes the unlicensed GHz

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Foundries, MMICs, systems. Rüdiger Follmann

A 1.8-V 3.6-mW 2.4-GHz fully integrated CMOS Frequency Synthesizer for the IEEE

I. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16

A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

THE reference spur for a phase-locked loop (PLL) is generated

Heterodyne Sensing CMOS Array with High Density and Large Scale: A 240-GHz, 32-Unit Receiver Using a De-Centralized Architecture

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

Design Technique of Phase-Locked Loop Frequency Synthesizer in CMOS Technology: A Review

Challenges in Designing CMOS Wireless System-on-a-chip

Design and Implementation of High-Speed CMOS Clock and Data Recovery Circuit for Optical Interconnection Applications. Seong-Jun Song. Dec.

Quiz2: Mixer and VCO Design

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

FA 8.1: A 115mW CMOS GPS Receiver

D f ref. Low V dd (~ 1.8V) f in = D f ref

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

Fabricate a 2.4-GHz fractional-n synthesizer

Ten-Tec Orion Synthesizer - Design Summary. Abstract

Design of VCOs in Global Foundries 28 nm HPP CMOS

ABSTRACT. Title of Document: A PLL BASED FREQUENCY SYNTHESIZER IN 0.13 µm SIGE BICMOS FOR MB-OFDM UWB SYSTEMS

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

A 1MHz-64MHz Active RC TI-LPF with Variable Gain for SDR Receiver in 65-nm CMOS

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

NEXT-GENERATION short- and long-range automotive

A Silicon-Based THz Frequency Synthesizer with Wide Locking Range

A Sub-0.75 RMS-Phase-Error Differentially-Tuned Fractional-N Synthesizer with On-Chip LDO Regulator and Analog-Enhanced AFC Technique

CMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau

A77 GHz radar application is suitable for measuring distance

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

AN3: Application Note

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS Technology Jri Lee, Member, IEEE, Yi-An Li, Meng-Hsiung Hung, and Shih-Jou Huang

A 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector

MULTIFUNCTIONAL circuits configured to realize

<180 fs RMS Jitter 24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built in Digital Self Test 40 Lead 6x6 mm SMT Package: 36 mm 2

A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O

Low voltage LNA, mixer and VCO 1GHz

Multiple Reference Clock Generator

Chapter 2 Architectures for Frequency Synthesizers

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

24-bit Step Size, Resolution 3 Hz typ Exact Frequency Mode Built-in Digital Self Test 40 Lead 6x6mm SMT Package: 36mm 2. Phased Array Applications

Noise Analysis of Phase Locked Loops

AN4: Application Note

1GHz low voltage LNA, mixer and VCO

Transcription:

A Low Phase Noise 24/77 GHz Dual-Band Sub-Sampling PLL for Automotive Radar Applications in 65 nm CMOS Technology Xiang Yi, Chirn Chye Boon, Junyi Sun, Nan Huang and Wei Meng Lim VIRTUS, Nanyang Technological University, Singapore 1

Outline Motivation Dual-band VCO Dual-band PLL Measurement Results Conclusions 2

Motivation 24/77 GHz automotive radar applications Applications Range Frequency Adaptive Cruise Control 200 meters 77 GHz Pre-Crash 30 meters 24/77 GHz Blind Spot Detection 20 meters 24/77 GHz Stop and Go 30 meters 24/77 GHz From www.freescale.com 3

Motivation Dual-band to reduce cost and power Integer-N: 1.5GHz 16(48)=24(77)GHz FMCW reference is needed Mixer LNA IF Output FMCW 24/77GHz PLL ~1.5GHz N=16(48) 24/77GHz 4 PA

Dual-band VCO Dual-peak (ω osc1 and ω osc2 ) At ω osc1, V 1 = V 2 At ω osc2, V 1 =- V 2 Z Z C 1 in L 2 V 1 V 2 L 1 C 2 sl ( s L C 1) 2 1 2 2 in 4 2 s L1C 1L2C2 s L1C 1 L1C 2 L2C2 ( ) 1 Phase (Degree) Magnitude (Ohm) ω osc1 V 1 V 2 0 0 V 1 V 2 ω osc2-180 1 1/ LC 1 1 2 1/ LC 2 2 2 1 2 2 2 2 2 2 osc1,2 1 (1 ) 2 ( 1 2 ) 1 ( 1 2 ) 1 2 Frequency (GHz) 5

Schematic of Dual-band VCO No switch in the signal path B24=1, 24GHz mode B77=1, 77GHz mode V DD B77 I B77 M 3 M 4 V ctrl L 1 L 1 C 1 C 1 L 2 C 2 /2 L 2 V 1p V 1n V 2p V 2n M 1 M 2 M 5 M 6 I tail B24 I B24 B24=B77 6

Operation of Dual-band VCO 24GHz mode V 1p =V 2p B77 I B77 V DD M 3 M 4 V ctrl L 1 L 1 C 1 C 1 L 2 C 2 /2 L 2 V 1p V 1n M 1 M 2 M 5 M 6 V 2n V 2p I tail B24 I B24 7

Operation of Dual-band VCO 77GHz mode V 1p =-V 2p B77 I B77 V DD V 2p V 2n V M 3 ctrl L 1 L 1 C 1 C 1 L 2 C 2 /2 L 2 V 1p V 1n M 1 M 2 M 5 I tail B24 I B24 8

Layout of Inductors HFSS EM simulation: 3.3μm copper layer, high impedance shielding L 1 160pH, L 2 100pH 24GHz: Q L1 Q L2 20; 77GHz: Q L1 8, Q L2 10 64μm L 1 V DD L 2 176μm L 1 Active Devices L 2 9

Simulated Results 24GHz 77GHz Ivco(mA) 10.4 15.8 Phase Noise@1MHz -103.9-104.5 Phase Noise@10MHz -126.5-125.4 FOM @1MHz -181.5-189.8 FOM @10MHz -184.1-190.7 Tuning Range ~1GHz ~3GHz 10

Schematic of Dual-band PLL Sub-sampling is used to reduce the in-band phase noise from divider and PFD/CP Pulse generator / programmable charge pump are used to control the loop bandwidth FMCW Sub Sampling f in =~1.5GHz PD Pulse Gen V sam TIA CP f pul R p C p f fb =~24GHz V ctrl C p2 24/77GHz VCO f vco ILO Buffer / 3 ILFD 24/77GHz Buffer f LO 24GHz Buffer Divider/PFD/CP L in-band are reduced by 16X in 77GHz mode! f out 11

Injection-locked Oscillator Can work as an injection-locked buffer (24GHz input) or a divide-by-3 divider (77GHz input) Input Amplitude (mv) 400 300 200 100 24 GHz Buffer (w/o symbol) Input Frequency (GHz) 23 24 25 26 27 V b =1.2V V b =0V V b V DD f vco + f vco - f fb - f fb + 69 72 75 78 81 77 GHz Divider (w/i symbol) Input Frequency (GHz) 12

Sub-sampling Phase Detector f fb is sub-sampled by f in, the phase error is converted into voltage error Self-bias inverters provide isolation f fb + V Sam + f in f fb - V Sam - 13

Transimpedance Amplifier Charge Pump Voltage error is converted into charge/discharge current Pulse width and charge current can be tuned to control the bandwidth V DD I cp,up f pul + f pul - V Sam + V Sam - f pul - V ctrl f pul + I cp,dn 14

Die Photo GLOBALFOUNDRIES 65 nm LP CMOS ILO Buffer 3 ILFD 24GHz Buffer Dual-Band Buffer L 2 L 1 900μm 550μm f out LPF SSPD + TIA CP 24/77 GHz Dual-Band VCO f in 15

24GHz mode Output Spectrum Operation range: 24.12 24.88GHz 16

77GHz mode Output Spectrum Operation range: 75.41 77.23GHz 17

Output Spectrum Reference spur: -38dBc 18

Frequency Error Measurement FMCW Mixer HMC554 SMF100A Signal Generator 24/77GHz PLL ~24GHz LO 20GHz DSO 91304A Oscilloscope PC Matlab Signal Generator E8267D 19

FMCW Frequency FMCW reference is from a signal generator SMF100A 20

Frequency Error 21

Frequency Error 22

Phase Noise (dbc/hz) Phase Noise Small loop bandwidth -80-90 -100-110 24GHz Mode 77GHz Mode (Divide-by-3) -120 Small loop -130 bandwidth 1k 10k 100k 1M 10M Offset Frequency (Hz) 23

Phase Noise (dbc/hz) Phase Noise Large loop bandwidth -80-90 -100-110 24GHz Mode 77GHz Mode (Divide-by-3) -120 Large loop bandwidth -130 1k 10k 100k 1M 10M Offset Frequency (Hz) 24

Comparison Ref. [1] Jain JSSC 2009 [2] Mitomo JSSC 2010 [3] Lee JSSC 2010 [4] Ye IMS 2012 Tech. 0.18 μm BiCMOS 90 nm CMOS 65 nm CMOS 65 nm CMOS V DD (V) f ref (MHz) 2.5 100 Range (GHz) 23.8 26.95 75.67 78.5 PN @ 1MHz (dbc/hz) -114-103.5 Power (mw) 50 75 1.2 75 78.1 78.8-85 101 1.2 700 75.6 76.3-85.33 73 1.2 ~1750 79.2 87.2-100.2 54 This work 65 nm CMOS 1.3 ~1500 24.12 24.88 75.41 77.23-120.0-108.5 26.4 31.5 References are in the next slides. 25

References in the comparisons [1] V. Jain et al., A BiCMOS dual-band millimeterwave frequency synthesizer for automotive radars, IEEE J. Solid- State Circuits, vol. 44, no. 8, pp. 2100 2113, Aug. 2009. [2] T. Mitomo et al., A 77 GHz 90 nm CMOS transceiver for FMCW radar applications, IEEE J. Solid-State Circuits, vol. 45, no. 4, pp. 928 937, Apr. 2010. [3] J. Lee et al., A fully-integrated 77-GHz FMCW radar transceiver in 65-nm CMOS technology, IEEE J. Solid-State Circuits, vol. 45, no. 12, pp. 2746 2756, Dec. 2010. [4] L. Ye et al., A W-band divider-less cascading frequency synthesizer with push-push 4 frequency multiplier and sampling PLL in 65nm CMOS, in IEEE MTT-S Int. Microw. Symp. Dig. Papers, Jun. 2012, pp. 1 3. 26

Conclusions Dual-band VCO is presented to generate two LO signals Sub-sampling is used to reduce phase noise Pulse width and charge current can be tuned to control the loop bandwidth Dual-band PLL achieves low phase noise and power consumption performance 27

Thank you! 28

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback