Considerations for digital readouts for a submillimeter MKID array camera

Similar documents
MKIDCam Readout Electronics Specifications

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

A Millimeter and Submillimeter Kinetic Inductance Detector Camera

Analog and Telecommunication Electronics

MSP430 Teaching Materials

Specifications for the GBT spectrometer

DC-Coupled, Fully-Differential Amplifier Reference Design

Two Level System Noise (TLS) and RF Readouts. Christopher McKenney. 4 th Microresonator Workshop 29 th July, 2011

Designing a Sky-Noise-Limited Receiver for LWA

Advances in RF and Microwave Measurement Technology

RF Tuning Range. Intermediate Frequencies. The RF tuning range of the SDRplay module is detailed below.

12-bit 50/100/125 MSPS 1-channel ADC

Advances in RF and Microwave Measurement Technology

New Features of IEEE Std Digitizing Waveform Recorders

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

Integrated Optics and Photon Counting Detectors: Introducing

High Speed ADC Analog Input Interface Considerations by the Applications Engineering Group Analog Devices, Inc.

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS

MAKING TRANSIENT ANTENNA MEASUREMENTS

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data

Integrated receivers for mid-band SKA. Suzy Jackson Engineer, Australia Telescope National Facility

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester

Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface

PXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer

Understanding RF and Microwave Analysis Basics

Analog-to-Digital Converter Survey & Analysis. Bob Walden. (310) Update: July 16,1999

SC5407A/SC5408A 100 khz to 6 GHz RF Upconverter. Datasheet. Rev SignalCore, Inc.

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

QUICK START GUIDE FOR PSCOPE AC DATA COLLECTION AND ANALYSIS SOFTWARE DESCRIPTION

The Fundamentals of Mixed Signal Testing

CONTENTS. User Manual

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.

Dual 10-Bit, 40Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs

Background. Chapter Introduction to bolometers

Techniques for Pixel Level Analog to Digital Conversion

High Resolution Spectrometers

Dual, 6-Bit, 800Msps ADC with On-Chip, Wideband Input Amplifier

10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter AD9218

A VCO-Based ADC Employing a Multi- Phase Noise-Shaping Beat Frequency Quantizer for Direct Sampling of Sub-1mV Input Signals

Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC

CMOS Analog to Digital Converters : State-of-the-Art and Perspectives in Digital Communications ADC

RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification

A 12 bit 125 MHz ADC USING DIRECT INTERPOLATION

Integrated Direct RF Sampling Front-end for VHF Avionics Systems

ADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz

High-resolution ADC operation up to 19.6 GHz clock frequency

Digital Time-Interleaved ADC Mismatch Error Correction Embedded into High-Performance Digitizers

Discrete Fourier Transform

An Introduction to Digital Radio Receivers

IF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong

10-Bit, 80Msps, Single 3.0V, Low-Power ADC with Internal Reference

Receiver Architecture

Analog and Telecommunication Electronics

High Speed System Applications

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC

Dual 10-Bit, 20Msps, 3V, Low-Power ADC with Internal Reference and Multiplexed Parallel Outputs

SBAS303C DECEMBER 2003 REVISED MARCH 2004 SPECIFIED TEMPERATURE RANGE

Active Impedance Matched Dual-Polarization Phased Array Feed for the GBT

1 MSPS, Serial 14-Bit SAR ADC AD7485

The Phased Array Feed Receiver System : Linearity, Cross coupling and Image Rejection

AN-928 APPLICATION NOTE

FA 8.1: A 115mW CMOS GPS Receiver

Reference Clock Distribution for a 325MHz IF Sampling System with over 30MHz Bandwidth, 64dB SNR and 80dB SFDR

ADC1006S055/ General description. 2. Features. 3. Applications. Single 10 bits ADC, up to 55 MHz or 70 MHz

RF System Aspects for SDR. A Tutorial. Dr. Ruediger Leschhorn, Rohde & Schwarz 29. November 2011

01/26/2015 DIGITAL INTERLEAVED PWM FOR ENVELOPE TRACKING CONVERTERS. Pallab Midya, Ph.D.

Terahertz radar imaging for standoff personnel screening

Dual 10-Bit, 120Msps, 3.3V, Low-Power ADC with Internal Reference and Parallel Outputs

Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities

Receiver Design for Passive Millimeter Wave (PMMW) Imaging

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC

Spur Detection, Analysis and Removal Stable32 W.J. Riley Hamilton Technical Services

APPENDIX A TEST PLOTS. (Model: 15Z970)

Architectures and circuits for timeinterleaved. Sandeep Gupta Teranetics, Santa Clara, CA

12-Bit 1-channel 4 MSPS ADC

Dual 10-Bit, 65Msps, 3V, Low-Power ADC with Internal Reference and Parallel Outputs

3 MSPS, 14-Bit SAR ADC AD7484

ADQ108. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information

EVALUATION KIT AVAILABLE 65Msps, 12-Bit ADC PART

UHF RFID Reader Design

EV12DS460AZP Commercial and Industrial Grade Low power 12 bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer

Ultra-Low-Power, 10Msps, 8-Bit ADC

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.

EV12DS460AMZP Military Grade Low power 12-bit 6.0GSps Digital to Analog Converter with 4/2:1 Multiplexer Datasheet DS1168

on-chip imaging spectrograph based on superconducting resonators

ADC and DAC Standards Update

ZTEC Instruments. Oscilloscope Measurement Fundamentals: Avoiding Common Pitfalls Creston Kuenzi, Applications Engineer

24-Bit, 312 ksps, 109 db Sigma-Delta ADC with On-Chip Buffers and Serial Interface AD7764

SC5307A/SC5308A 100 khz to 6 GHz RF Downconverter. Datasheet SignalCore, Inc.

1 MHz 6 GHz RF Mixer with built in PLL Synthesizer

Modern communication and measurement system designs are

EVALUATION KIT AVAILABLE 40Msps, 12-Bit ADC PART. Maxim Integrated Products 1

PROPAGATION CHANNEL EMULATOR : ECP

Beamforming for IPS and Pulsar Observations

RF Receiver Hardware Design

The HPD DETECTOR. Michele Giunta. VLVnT Workshop "Technical Aspects of a Very Large Volume Neutrino Telescope in the Mediterranean Sea"

Transcription:

Considerations for digital readouts for a submillimeter MKID array camera Jonas Zmuidzinas Division of Physics, Mathematics, and Astronomy Caltech MKID readout considerations 1

MKID readout considerations 2 MKID: basic principle

MKID readout considerations 3 Coplanar waveguide (CPW) resonators

MKID readout considerations 4 Frequency multiplexing

MKID readout considerations 5 Antenna-coupled submillimeter-wave MKID

4 4 dual-color submm MKID array MKID readout considerations 6

Frequency response and antenna patterns MKID readout considerations 7

Demo at the Caltech Submillimeter Observatory (CSO) MKID readout considerations 8

MKID readout considerations 9 The MKID camera for the CSO (NSF ATI + Moore) Jason Glenn, PI; Sunil Golwala, co-pi 24 24 array = 576 spatial pixels Four colors/bands: λ =1.3, 1.1, 0.85, and 0.75 mm 576 4 = 2304 MKID resonators Focal plane: 4 4 mosaic of 6 6 ( 4) tiles Each 6 6 4 tile has 144 MKIDs total 2.8 MHz per MKID 400 MHz bandwidth per tile

MKID readout considerations 10 Proposed 400 MHz bandwidth digital readout scheme

MKID readout considerations 11 Issues to consider Digital signal processing algorithm in FPGA Frequency selection, output data rate Noise Dynamic range Spurious frequencies, intermodulation products, etc. Implementation details: location, packaging, power source, communication, computer interface, etc.

MKID readout considerations 12 Digital downconverter (DDC) Disadvantage: DDCs are silicon intensive, difficult to pack lots of channels onto FPGA.

MKID readout considerations 13 FFT Channelizer Advantage: FFT computation scales N log(n). FPGAs are capable of real-time 32k point FFTs at input data rates 2 GSamples/sec. Disadvantage: sinc(x) sidelobes, wide output bandwidth.

MKID readout considerations 14 A better channelizer (Pentek) The silicon-intensive post-fft digital downconverter is shared (time multiplexed) among the 256 outputs.

MKID readout considerations 15 MKID Noise

MKID readout considerations 16 MKID Noise: frequency vs. dissipation fluctuations -50 150 Noise PSD (dbc/hz) -60-70 -80-90 -100 120 90 Rotation angle (deg) 10 0 10 1 10 2 10 3 10 4 10 560 Frequency (Hz)

MKID readout considerations 17 MKID Noise: power scaling Sδf0 (1kHz)/f2 0 (1/Hz) 10 17 10 18 10 19 320nm Al on Si 40nm Al on Si 200nm Nb on Si 200nm Al on Sapphire 200nm Al on Ge 10 20-60 -55-50 -45-40 -35-30 -25-20 -15 Internal Power (dbm)

MKID readout considerations 18 MKID submm response vs. microwave readout power Frequency response vs. readout power 1 Optical Power 0.9 normalized f 0 0.8 0.7 0.6 0.5 0.4-115 -110-105 -100-95 -90-85 -80-75 P absorbed (dbm) Conclusion: P µw P submm 10 pw.

MKID readout considerations 19 HEMT and ADC noise Best case: MKID amplitude noise due to background photon statistics rises above HEMT LNA noise. ADC noise should be kept below HEMT noise, k b T LNA ν, where T LNA = 2 5 K for a modern cryogenic HEMT. Maximum readout power: P (max) µw P submm = ηk B T load f. LNA noise to readout carrier ratio for ν = 1 Hz is: ρ LNA = k BT LNA ν P µw (max) = T LNA ν ηt load f 3 10 12, or in engineering units, around -115 dbc/hz. How low is the ADC noise? Better than -115 dbc/hz?

MKID readout considerations 20 ADC quantization noise, SNR ADC quantization noise, uniform distribution, in LSB= 1 units: σ 2 = 1/2 1/2 x2 dx = 1 12. Maximum signal amplitude is A = 2 N /2 (positive and negative). Signal power for sine wave is P max = A 2 /2 = 2 2N /8. Signal to noise ratio: SNR = P max /σ 2 = 2 2N 12/8 = 2 2N 3/2. Decibels: SNR= 10log 10 (2 2N 3/2) = 6.02N + 1.76 db. The noise power is spread across entire Nyquist bandwidth, ν S /2.

MKID readout considerations 21 ADC noise: definition of SNR Note: M-point FFT spreads noise power into M/2 bins.

MKID readout considerations 22 ADC dynamic range requirement The best noise to carrier ratio that an ADC can achieve for a 1 Hz bandwidth is given by ρ (min) ADC = 1 0.5ν S SNR. This quantity is a measure of the dynamic range of the ADC. Frequency multiplexing of N c carriers requires carrier power at the ADC input to be reduced to P max /N c (the carrier powers add since frequencies are incommensurate). For N c = 144/2 channels, we need: ρ (min) ADC < ρ LNA/N c = 115 10log 10 (72) = 134 dbc/hz. Equivalently, for ν S = 400 MHz, SNR > +134 10log 10 (200 MHz) = 51 db,or ENOB = 8.7

MKID readout considerations 23 ADC dynamic range requirement, part 2 More generally: SNR 1 0.5ν S N c ρ LNA However, resonator frequency spacing ν c needs to be kept constant. Therefore: SNR 1 ν c ρ LNA For ν c = 2.8 MHz, SNR 115 10log 10 (2.8MHz) = 51 db. SNR generally decreases with sampling rate, so the requirement above dictates the maximum usable sampling rate.

The TI ADS5474 14 bit, 400 MSPS ADC Note: ENOB = 11.2 > 8.7 MKID readout considerations 24

MKID readout considerations 25 SNR plot for TI ADS5474 400 350 SNR vs INPUT FREQUENCY AND SAMPLING FREQUENCY 70 69 68 f S Sampling Frequency MHz 300 250 200 150 70 70 69 68 68 67 100 69 70 69 68 40 10 100 200 300 67 66 400 500 600 fin Input Frequency MHz 54 56 58 60 62 64 66 68 70 SNR dbfs Figure 29.

MKID readout considerations 26 SFDR Definition

MKID readout considerations 27 Typical spectrum for TI ADS5474 0 20 SPECTRAL PERFORMANCE FFT FOR 130 MHz INPUT SIGNAL SFDR = 78.5 dbc SNR = 70.1 dbfs SINAD = 69.5 dbfs THD = 77.4 dbc 40 Amplitude db 60 80 100 120 0 20 40 60 80 100 120 140 160 180 200 Frequency MHz

MKID readout considerations 28 Two-tone spectrum for TI ADS5474 0 20 f f IN1 IN2 = 69 MHz, 7 dbfs = 70 MHz, 7 dbfs IMD3 = 97.3 dbfs SFDR = 93.4 dbfs 40 Amplitude db 60 80 100 120 0 20 40 60 80 100 120 140 160 180 200 Frequency MHz

MKID readout considerations 29 SFDR plot for TI ADS5474 400 350 85 SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY 80 77 73 80 77 70 65 f S Sampling Frequency MHz 300 250 200 150 85 85 85 80 77 80 77 73 70 65 100 85 85 40 10 100 200 73 80 77 70 65 60 300 400 500 600 fin Input Frequency MHz 50 55 60 65 70 75 80 85 90 SFDR dbc Figure 30.

MKID readout considerations 30 Conclusions Digital readout for 144 channel MKID array looks highly feasible. Need ENOB = 8.7 bits and SNR = 51 db, doable at 400 MSPS. ATMEL/e2V has a 2 GSPS, 10 bit digitizer but with SNR = 40 db and ENOB = 6.4 bits. Not quite good enough! Output data rate around 100 Hz is fine. Hybrid FFT/DDC channelizer demonstrates required channel count. Spurs, harmonics, intermodulation products, etc. need to be investigated, but most likely OK. Modulation of sky signal will remove offets. Hit probability is low, 0.5N c (N c 1) 100 Hz/400 MHz = 0.25%. Walsh function carrier modulation could be implemented.