Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth

Similar documents
Methodology for Simultaneous Noise and Impedance Matching in W-band LNAs

65-nm CMOS, W-band Receivers for Imaging Applications

95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS

System-on-Chip Design Beyond 50 GHz

An Inductor-Based 52-GHz 0.18 µm SiGe HBT Cascode LNA with 22 db Gain

A 30-GS/sec Track and Hold Amplifier in 0.13-µm CMOS Technology Shahriar Shahramian Sorin P. Voinigescu Anthony Chan Carusone

Algorithmic Design Methodologies and Design Porting of Wireline Transceiver IC Building Blocks Between Technology Nodes

A 19-GHz Broadband Amplifier Using a g m -Boosted Cascode in 0.18-μm CMOS

Amplifiers Frequency Response Examples

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

7. Low-Noise Amplifier Design

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

TU3B-1. An 81 GHz, 470 mw, 1.1 mm 2 InP HBT Power Amplifier with 4:1 Series Power Combining using Sub-quarter-wavelength Baluns

Design and Scaling of W-Band SiGe BiCMOS VCOs

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Chapter 2 CMOS at Millimeter Wave Frequencies

A GSM Band Low-Power LNA 1. LNA Schematic

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Advanced Operational Amplifiers

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

30% PAE W-band InP Power Amplifiers using Sub-quarter-wavelength Baluns for Series-connected Power-combining

Low Noise Amplifier Design

Chapter 12 Opertational Amplifier Circuits

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

Low-Noise Amplifiers

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation

Design of High-Speed Op-Amps for Signal Processing

A Three-Stage 60GHz CMOS LNA Using Dual Noise-Matching Technique for 5dB NF

Analysis and design of a V-band low-noise amplifier in 90 nm CMOS for 60 GHz applications

G m /I D based Three stage Operational Amplifier Design

Common-Source Amplifiers

Solid State Devices & Circuits. 18. Advanced Techniques

Measurement and Modeling of CMOS Devices in Short Millimeter Wave. Minoru Fujishima

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Millimeter-Wave Amplifiers for E- and V-band Wireless Backhaul Erik Öjefors Sivers IMA AB

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

SiGe BiCMOS AND CMOS TRANSCEIVER BLOCKS FOR AUTOMOTIVE RADAR AND IMAGING APPLICATIONS IN THE GHz RANGE

Algorithmic Design Methodologies and Design Porting of Wireline Transceiver IC Building Blocks Between Technology Nodes

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Low voltage topologies for 40-Gb/s circuits in nanoscale CMOS

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

A 2.4GHz Cascode CMOS Low Noise Amplifier

A CMOS Low-Voltage, High-Gain Op-Amp

AVoltage Controlled Oscillator (VCO) was designed and

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Design for MOSIS Education Program

Sensors & Transducers Published by IFSA Publishing, S. L.,

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Design and Simulation of Low Voltage Operational Amplifier

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

Design of Rail-to-Rail Op-Amp in 90nm Technology

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

EEC 210 Fall 2008 Design Project. Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis

Technology Overview. MM-Wave SiGe IC Design

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

T. Taris, H. Kraïmia, JB. Begueret, Y. Deval. Bordeaux, France. 12/15-16, 2011 Lauzanne, Switzerland

TWO AND ONE STAGES OTA

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

Chapter 15 Goals. ac-coupled Amplifiers Example of a Three-Stage Amplifier

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

EE105 Fall 2015 Microelectronic Devices and Circuits

Design and implementation of two stage operational amplifier

A Unity Gain Fully-Differential 10bit and 40MSps Sample-And-Hold Amplifier in 0.18μm CMOS

Reading. Lecture 33: Context. Lecture Outline. Chapter 9, multi-stage amplifiers. Prof. J. S. Smith

Single-Stage Integrated- Circuit Amplifiers

W-BAND FRONT-END INTEGRATED CIRCUITS IN 65NM CMOS TECHNOLOGY

EE140: Lab 5, Project Week 2

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

Low Quiescent Power CMOS Op-Amp in 0.5µm Technology

ECEN 474/704 Lab 6: Differential Pairs

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

A Millimeter-Wave Power Amplifier Concept in SiGe BiCMOS Technology for Investigating HBT Physical Limitations

Operational Amplifiers

A 1-V recycling current OTA with improved gain-bandwidth and input/output range

System on a Chip. Prof. Dr. Michael Kraft

Dual-band LNA Design for Wireless LAN Applications. 2.4 GHz LNA 5 GHz LNA Min Typ Max Min Typ Max

Research and Design of Envelope Tracking Amplifier for WLAN g

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Common Gate Stage Cascode Stage. Claudio Talarico, Gonzaga University

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Analog Integrated Circuits Fundamental Building Blocks

Lecture 21: Voltage/Current Buffer Freq Response

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Transcription:

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth S.P. Voinigescu, R. Beerkens*, T.O. Dickson, and T. Chalvatzis University of Toronto *STMicroelectronics, Ottawa 1

Outline Introduction Opamp design Application to 1.2-GHz bandpass filter Conclusions 2

Motivation Opamps are useful in a variety of low-cost RF applications Opamp UGB has not kept pace with MOS/HBT f T /f MAX Goal Design methodology for large UGB opamps with good phase margin 3

Challenges for opamp design in nanoscale (Bi)CMOS Square-law in sub 130-nm MOSFETs invalid for most bias range Traditional biasing at low V eff makes nanoscale CMOS opamps suffer from sensitive to PVT variation modest bandwidth poor linearity model inaccuracy 4

How do we maximize opamp bandwidth? By selecting a high-bandwidth topology with good stability By (unconventionally) biasing and sizing transistors for high UGB 5

Topology: MOS-HBT cascode with p-mos cascode load V DD = 3.3 V V BIAS = 1.8 V V IN 28*0.150um *4um V OUT 0.180um*10um C PAD = 40 ff 8..10 ma 20*0.130um*2um Miller effect completely eliminated Good gain: A V = g mn *g mp r 2 op Unlike HBT-HBT cascode, input time constant R G (C gs + C gd + C pad ) is minimized through layout (R G ) Dominant pole at output C PAD = 40 ff C out =C bc C cs C db,pmos C gd,pmos C L Single-pole frequency response beyond UGB= g m,nmos 2 C out 6

Opamp biasing HBT biased at peak f MAX current density (1.2 ma/µm) MOSFETs biased at peak f MAX current density (0.2 ma/µm) f MAX and gain remain flat for I DS = 0.15 to 0.4 ma/µm 170 GHz @ 0.14 mw/µm of gate finger width 7

Opamp biasing (ii) MOSFETs f MAX current density invariant over devices with low, standard, and high V T 8

Opamp biasing (iii) The peak f T /f MAX current densities are constant with temperature 9

Opamp test structure measurements 130nm SiGe BICMOS with HBT f T /f MAX = 150/150 GHz 4 opamp half circuit test structures 4 differential opamp test structures 10

Opamp half ckt. DC transfer characteristics 5 ma and 10 ma versions 36 db gain at 0.25 ma/µm in both V OMAX = 2.8 V V OMIN = 1 V 11

Opamp half-ckt. frequency response with 50 Ohm load 10mA version: UGB= 37(7)-GHz (1pF), PM= 37 O w/o comp 5mA version : UGB=15.5(3)-GHz (1pF), PM=110 O w/o comp 12

Opamp half-ckt. noise figure in 50 Ohm system NF50 = 7-8 db for 10mA version (no reactive matching employed) 13

Half ckt. UGB vs. MOSFET current density Opamp reaches maximum UGB beyond the peak f MAX current density UGB varies by less than 10% for I DS = 0.2 to 0.4 ma/µm 14

Fully differential amplifier CM feedback V DD = 3.9 V Q9 28*0.150µm*4µm Q10 0.180µm*5µm 0.180µm*5µm Emitter followers provide: V BIAS = 1.8 V Q3 Q7 V CAS = 2.3V 0.180µm*5µm Q8 Q4 0.180µm*5µm Q5 V ON 0.180µm*5µm Q6 V OP broadband CM feedback DC level-shifting at output V IP Q1 10*0.130µm*2µm Q2 V IN 10 ma reduced impact of load 10 ma Q12 2*0.180µm*5µm Q11 capacitance on UGB 15

Measurements Differential DC gain versus MOSFET current density Input differential voltage UGB 11 GHz single-ended 18 GHz differential PM > 40 0 16

1.2-GHz biquad bandpass filter 180 Ω 50 Ω 24 ff V in 24 ff 24 ff 350 ff 180 Ω 350 ff V out 0.3 mm 50 Ω 180 Ω 350 ff 350 ff 24 ff 180 Ω 0.6 mm 17

Opamp filter vs. Gm-LC filter 180 Ω 50 Ω 24 ff 350 ff 180 Ω 350 ff 0.3 mm V in 24 ff 24 ff V out 50 Ω 180 Ω 350 ff 350 ff 24 ff 0.6 mm 180 Ω 2-stage opamp filter: 0.3x0.6mm 2 1-stage gm-lc filter: 0.96x0.96mm 2 18

4th order (2-stage) gm-lc vs. 2-stage opamp filter P 1dB determined by filter gain and O 1dB Same O 1dB 19

Summary MOS-HBT cascode topology maximizes UGB with good stability Radical approach to biasing CMOS-based opamps at peak f MAX current density ensures: maximum UGB robustness to I D, T, L, V T variation good linearity 1.2-GHz Biquad filter with 2 opamps and CMF demonstrated Linearity & power comparable to g m -LC filter but 5x area reduction Portable between 130-nm and 180-nm nodes (G. Ng et al. SiRF 2006) 20

Acknowledgements Bernard Sautreuil & Steve McDowall of STMicroelectronics CFI, OIT and NIT for equipment 21

Backup 22

n-mosfet characteristic current densities invariant across technology nodes and foundries (NF sims) Peak f T @ 0.3 ma/µm Peak f MAX @ 0.2 ma/µm NF MIN @ 0.15 ma/µm 23

Comparison of power gain in 90nm MOSFETs and HBTs MOS-HBT Cascode MAG > 6 db at 65 GHz in both HBTs and FETs MAG of MOSFET cascode (barely) larger than that of MOSFET @ 65 GHz Use CS/CE or HBT-based cascodes 24

Characteristic MOSFET current densities invariant over topologies The peak f T current density of a MOSFET cascode stage remains 0.3 ma/µm Cascode stage can be treated as a composite transistor in circuit design (f T, f MAX, NF MIN ) f T of MOSFET cascode is < 60% of MOSFET f T 25

Opamp biasing (iiv): best linearity bias Linearity depends on f MAX (I DS ) flatness at peak OIP1,OIP3~ f MAX...but optimal linearity bias corresponds to peak f T : 0.3 ma/µm 2 f MAX 2 I C DS Allows for 400 µa pp /µm or 460 mv pp of linear swing: i.e. >40% of V DD. 26

Impact of scaling on OP 1dB Linearity depends on f MAX (V GS ) flatness at peak Linear voltage swing at input/output decreases with every new node Current swing is constant over nodes Current and transistor size must be increased to generate the same power as in OP 1dB I DS V MAX =25 W in 90-nm MOSFETs 16 m older nodes OP 1dB I DS V MAX 16 =188 W m in SiGe HBTs *) V MAX is the maximum safe voltage 27

Conclusions CMOS characteristic densities largely invariant across nodes and foundries Constant-current density biasing in analog/rf CMOS minimizes impact of L, I DS, T, and V T variation Characteristic current densities in MOSFETs are invariant over topologies (CS, MOS-MOS and MOS-HBT) Implications for circuit design CMOS CML gates, LNAs, TIAs, Opamps, VCOs, Mixers, PAs can be designed algorithmically and ported across nodes and technologies 28