Getting to Work with OpenPiton. Princeton University. OpenPit

Similar documents

Digital Systems Design

UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February

ASIC Computer-Aided Design Flow ELEC 5250/6250

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

LUCEDA PHOTONICS DELIVERS A SILICON PHOTONICS IC SOLUTION IN TANNER L-EDIT

Low Power Design Methods: Design Flows and Kits

EE 434 Lecture 2. Basic Concepts

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

Model checking in the cloud VIGYAN SINGHAL OSKI TECHNOLOGY

EE241 - Spring 2013 Advanced Digital Integrated Circuits. Projects. Groups of 3 Proposals in two weeks (2/20) Topics: Lecture 5: Transistor Models

An EM-aware methodology for a high-speed multi-protocol 28Gbps SerDes design with TSMC 16FFC

Overview of Design Methodology. A Few Points Before We Start 11/4/2012. All About Handling The Complexity. Lecture 1. Put things into perspective

28nm and below: New Frontiers and Innovations in Design for Manufacturing. Vito Dai, Ph.D. Sr. Member of Technical Staff, DFM

Low Power System-On-Chip-Design Chapter 12: Physical Libraries

Design of Mixed-Signal Microsystems in Nanometer CMOS

Making your ISO Flow Flawless Establishing Confidence in Verification Tools

ASICs Concept to Product

Si Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

High-speed low-power 2D DCT Accelerator. EECS 6321 Yuxiang Chen, Xinyi Chang, Song Wang Electrical Engineering, Columbia University Prof.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lessons Learned from Designing a 65 nm ASIC for Third Round SHA-3 Candidates

Fall 2017 Project Proposal

Lessons Learned from Designing a 65 nm ASIC for Third Round SHA-3 Candidates

Low Power, Area Efficient FinFET Circuit Design

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

Course Outcome of M.Tech (VLSI Design)

DATASHEET CADENCE QRC EXTRACTION

SpringerBriefs in Electrical and Computer Engineering

Lecture 1: Introduction to Digital System Design & Co-Design

Mixed Signal Virtual Components COLINE, a case study

Low Power, Radiation tolerant microelectronics design techniques. Executive Summary REF : ASP-04-BO/PE-476 DATE : 02/11/2004 ISSUE : -/2 PAGE : 1 /18

Innovations in EDA Webcast Series

Digital IC-Project and Verification

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX

Lecture 1. Tinoosh Mohsenin

Formal Hardware Verification: Theory Meets Practice

Introduction to Virtuoso & Calibre

AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER

BITSTACKING WITH ONLY A COMPOSER SCHEMATIC EDITOR LICENSE TONY LAUNDRIE IC DESIGN ENGINEER. P.O. BOX 4000 CHIPPEWA FALLS, WI

CHAPTER 1 INTRODUCTION

Design of digital cmos circuits by Using Standard Cell Library for high performance

Design, Optimization and Production of an Ultra-Wideband (UWB) Receiver

MHz phase-locked loop

IC Layout Design of 4-bit Universal Shift Register using Electric VLSI Design System

EE 434 ASIC & Digital Systems

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

Lecture 4&5 CMOS Circuits

Timing analysis can be done right after synthesis. But it can only be accurately done when layout is available

Ramon Canal NCD Master MIRI. NCD Master MIRI 1

EEC 116 Fall 2011 Lab #2: Analog Simulation Tutorial

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Challenges in Transition

Advanced Techniques for Using ARM's Power Management Kit

A fully synthesizable injection-locked PLL with feedback current output DAC in 28 nm FDSOI

Amber Path FX SPICE Accurate Statistical Timing for 40nm and Below Traditional Sign-Off Wastes 20% of the Timing Margin at 40nm

NanoFabrics: : Spatial Computing Using Molecular Electronics

A Top-Down Microsystems Design Methodology and Associated Challenges

LOW POWER SCANNER FOR HIGH-DENSITY ELECTRODE ARRAY NEURAL RECORDING

F O U N D R Y L E A D E R S H I P F O R T H E S o C G E N E R A T I O N. 90 Nanometer.

Basic FPGA Tutorial. using VHDL and VIVADO to design two frequencies PWM modulator system

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.

CMOS Technology for Computer Architects

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Advanced In-Design Auto-Fixing Flow for Cell Abutment Pattern Matching Weakpoints

ICE of silicon. [Roza] Computational efficiency [MOPS/W] 3DTV. Intrinsic computational efficiency.

--- An integrated 3D EM design flow for EM/Circuit Co-Design

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

RTL Power Estimation Flow and Its Use in Power Optimization

EECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1

CS250 VLSI Systems Design. Lecture 3: Physical Realities: Beneath the Digital Abstraction, Part 1: Timing

ECE Digital VLSI Design Course Syllabus Fall 2017

RFIC Design ELEN 376 Session 1

RFIC Design ELEN 351 Lecture 1: General Discussion

The backend duplication method

3-2-1 Contact: An Experimental Approach to the Analysis of Contacts in 45 nm and Below. Rasit Onur Topaloglu, Ph.D.

The Physical Design of Long Time Delay-chip

ERAU the FAA Research CEH Tools Qualification

XI μm Process Family: The XI10 series is X-Fab's 1.0-micron Modular Silicon-On-Insulator Technology DESCRIPTION

Digital Signal Processing for an Integrated Power-Meter

Technology Transfers Opportunities, Process and Risk Mitigation. Radhika Srinivasan, Ph.D. IBM

Analog Custom Layout Engineer

DIGITAL IMPLEMENTATION OF HIGH SPEED PULSE SHAPING FILTERS AND ADDRESS BASED SERIAL PERIPHERAL INTERFACE DESIGN

Agenda. 9:30 Registration & Coffee Networking and Sponsor Table-tops Welcome and introduction

F O U N D R Y L E A D E R S H I P F O R T H E S o C G E N E R A T I O N. 65 Nanometer.

Power-Delivery Network in 3D ICs: Monolithic 3D vs. Skybridge 3D CMOS

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

EC 1354-Principles of VLSI Design

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

E SC 521 Pattern Generation at the Nanoscale Wook Jun Nam The Pennsylvania State University

SiGe BiCMOS Technologies with RF and Photonic Modules

Layout - Line of Diffusion. Where are we? Line of Diffusion in General. Line of Diffusion in General. Stick Diagrams. Line of Diffusion in General

An Example Design using the Analog Photonics Component Library. 3/21/2017 Benjamin Moss

Reducing Development Risk in Communications Applications with High-Performance Oscillators

Transcription:

Getting to Work with OpenPiton Princeton University http://openpiton.org OpenPit

ASIC SYNTHESIS AND BACKEND 2

Whats in the Box? Synthesis Synopsys Design Compiler Static timing analysis (STA) Synopsys Primetime Formal equivalence checking (RVS) Synopsys Formality Place and route (PAR) Synopsys IC Compiler Layout versus schematic (LVS) Mentor Graphics Calibre Design rule checking (DRC) Mentor Graphics Calibre Coming soon: Gate-level simulation 3

Why is it Useful? Research studies Architecture, EDA, and other HW research ASIC tapeout Education 4

Piton ASIC 25 tiles Tested working in IBM 32nm SOI silicon! 36 mm 2 (6mm x 6mm) 1 GHz Target Frequency 5

Synthesis and Backend Flow 6

What do you need? OpenPiton Synopsys License Tools and Reference Methodology (RM) Mentor Graphics License Calibre (for LVS and DRC only) Standard cell library and process development kit 7

Getting Started Download Synopsys-RM Patch Synopsys-RM Familiarize with directory structure and scripts Port to process technology Running the flow 8

Download Synopsys-RM Synopsys Solvnet See OpenPiton Synthesis and Backend Manual Specify version Specify settings Broader support 9

Patching Synopsys-RM 10

Patching Synopsys-RM 10

Patching Synopsys-RM 10

Patching Synopsys-RM 10

Patching Synopsys-RM 11

Patching Synopsys-RM 11

Patching Synopsys-RM 11

Patching Synopsys-RM 11

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Directory Structure and Scripts All scripts written in Tcl Two primary locations Module generic scripts Module specific scripts 12

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology ${PITON_ROOT}/piton/tools/synopsys/script/common/env_setup.tcl ${PITON_ROOT}/piton/tools/synopsys/script/common/process_setup.tcl ${PITON_ROOT}/piton/tools/calibre/script/common/calibre_ env 13

Porting to a Process Technology 14

Porting to a Process Technology 14

Porting to a Process Technology 14

Porting to a Process Technology Module specific scripts suggested for review: module_setup.tcl floorplan.tcl <design_name>.constraints.tcl 15

Running the Flow ${PITON_ROOT}/piton/tools/synopsys/block.list 16

Running the Flow ${PITON_ROOT}/piton/tools/synopsys/block.list 16

Launch Flow 17

Launch Flow 17

Launch Flow 17

Launch Flow 17

Launch Flow 17

Launch Flow 17

Flow Runtimes 18

Flow Reports 19

Flow Outputs 20

Flow Outputs 20

Flow Outputs 20

Flow Outputs 20

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Flow Outputs 21

Opening the Design 22

Opening the Design 22

Opening the Design 22

Opening the Design 22

Opening the Design 23

Opening the Design 24

Opening the Design 25

Opening the Design 26

Opening the Design 26

Opening the Design 27