A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

Similar documents
CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Receiver Architecture

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

RF Integrated Circuits

A low-if 2.4 GHz Integrated RF Receiver for Bluetooth Applications Lai Jiang a, Shaohua Liu b, Hang Yu c and Yan Li d

A 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

RFIC DESIGN EXAMPLE: MIXER

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

Research Article Ultra-Low-Voltage CMOS-Based Current Bleeding Mixer with High LO-RF Isolation

CMOS Design of Wideband Inductor-Less LNA

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

RF IC Design Challenges

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

FA 8.1: A 115mW CMOS GPS Receiver

Cascode Current Mirror for a Variable Gain Stage in a 1.8 GHz Low Noise Amplifier (LNA)

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 5-6: Mixers

RF CMOS 0.5 µm Low Noise Amplifier and Mixer Design

Low Flicker Noise Current-Folded Mixer

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

Design of a Low Noise Amplifier using 0.18µm CMOS technology

A 5.2GHz RF Front-End

Dual-Frequency GNSS Front-End ASIC Design

Aspemyr, Lars; Jacobsson, Harald; Bao, Mingquan; Sjöland, Henrik; Ferndal, Mattias; Carchon, G

THE INTERNATIONAL JOURNAL OF SCIENCE & TECHNOLEDGE

Reconfigurable and Simultaneous Dual Band Galileo/GPS Front-end Receiver in 0.13µm RFCMOS

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

Interference Issues between UMTS & WLAN in a Multi-Standard RF Receiver

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

A 2-GHz CMOS Image-Reject Receiver With LMS Calibration

The Schottky Diode Mixer. Application Note 995

A New Transceiver Architecture for the 60-GHz Band Ali Parsa, Member, IEEE, and Behzad Razavi, Fellow, IEEE

Session 3. CMOS RF IC Design Principles

Simulation and Design Analysis of Integrated Receiver System for Millimeter Wave Applications

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

Multimode 2.4 GHz Front-End with Tunable g m -C Filter. Group 4: Nick Collins Trevor Hunter Joe Parent EECS 522 Winter 2010

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

A Comparative Analysis between Homodyne and Heterodyne Receiver Architecture Md Sarwar Hossain * & Muhammad Sajjad Hussain **

THE rapid growth of portable wireless communication

An up-conversion TV receiver front-end with noise canceling body-driven pmos common gate LNA and LC-loaded passive mixer

Design and optimization of a 2.4 GHz RF front-end with an on-chip balun

Today s communication

A 2.4-Ghz Differential Low-noise Amplifiers using 0.18um CMOS Technology

Challenges in Designing CMOS Wireless System-on-a-chip

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science

Low-Voltage IF Transceiver with Limiter/RSSI and Quadrature Modulator

A Merged CMOS LNA and Mixer for a WCDMA Receiver

THE 7-GHz unlicensed band around 60 GHz offers the possibility

A 24-GHz Quadrature Receiver Front-end in 90-nm CMOS

2005 IEEE. Reprinted with permission.

Quiz2: Mixer and VCO Design

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Effects of Mismatch on CMOS Monolithic Mixers Image Rejection

A 3.5 GHz Low Noise, High Gain Narrow Band Differential Low Noise Amplifier Design for Wi-MAX Applications

Introduction to Receivers

HIGH-GAIN CMOS LOW NOISE AMPLIFIER FOR ULTRA WIDE-BAND WIRELESS RECEIVER

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Design of a Broadband HEMT Mixer for UWB Applications

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

THERE is currently a great deal of activity directed toward

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

RADIO RECEIVERS ECE 3103 WIRELESS COMMUNICATION SYSTEMS

760 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE A 0.8-dB NF ESD-Protected 9-mW CMOS LNA Operating at 1.23 GHz

A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth

A 3 5 GHz CMOS High Linearity Ultra Wideband Low Noise Amplifier in 0.18µ CMOS

THE RECENT SURGE in applications of radio-frequency

Evaluating and Optimizing Tradeoffs in CMOS RFIC Upconversion Mixer Design. by Dr. Stephen Long University of California, Santa Barbara

Receiver Design. Prof. Tzong-Lin Wu EMC Laboratory Department of Electrical Engineering National Taiwan University 2011/2/21

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator

DESIGN OF 3 TO 5 GHz CMOS LOW NOISE AMPLIFIER FOR ULTRA-WIDEBAND (UWB) SYSTEM

High Voltage Operational Amplifiers in SOI Technology

RF transmitter with Cartesian feedback

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

1 Introduction to Highly Integrated and Tunable RF Receiver Front Ends

A Volterra Series Approach for the Design of Low-Voltage CG-CS Active Baluns

ISSCC 2006 / SESSION 10 / mm-wave AND BEYOND / 10.1

A GSM Band Low-Power LNA 1. LNA Schematic

ACMOS RF up/down converter would allow a considerable

An All CMOS, 2.4 GHz, Fully Adaptive, Scalable, Frequency Hopped Transceiver

TSEK38: Radio Frequency Transceiver Design Lecture 3: Superheterodyne TRX design

QUICK START GUIDE FOR DEMONSTRATION CIRCUIT 678A 40MHZ TO 900MHZ DIRECT CONVERSION QUADRATURE DEMODULATOR

AS THE feature size of MOSFETs continues to shrink, a

ELEN 701 RF & Microwave Systems Engineering. Lecture 2 September 27, 2006 Dr. Michael Thorburn Santa Clara University

Low-Noise Amplifiers

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

High Gain Low Noise Amplifier Design Using Active Feedback

Transcription:

FA 8.2: S. Wu, B. Razavi A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications* University of California, Los Angeles, CA This dual-band CMOS receiver for GSM and DCS1800 applications incorporates hardware sharing between two paths to reduce the number of off-chip components [1]. The receiver is an extension of the Weaver single-sideband architecture [2]. Utilized in References 3 and 4, the Weaver architecture performs two consecutive quadrature downconversion operations on the signal and the image such that if the final outputs are added, the signal is obtained and the image is suppressed and if they are subtracted, the reverse occurs [5]. The fact that the addition or subtraction of the outputs in the Weaver architecture can select or reject two bands symmetrically located around a local oscillator (LO) frequency provides the foundation for the work reported here. Figure 1 depicts the dual-band receiver architecture. The signal received by the antenna in each band is applied to a duplexer filter to perform band selection. A low-noise amplifier (LNA) and two quadrature mixers boost and translate the signal to an intermediate frequency (IF) of 450MHz. The results of the two bands are combined at IF and undergo a second quadrature downconversion. The RF mixers of the two bands are separate to allow flexibility in choice of device sizes and bias currents, independently optimizing performance of each path. In the receiver of Figure 1, the first LO frequency is set midway between the GSM and DCS1800 bands, making the two bands images of each other. Band selection is performed by enabling corresponding LNA and RF mixers and adding or subtracting the outputs of the IF mixers. While the Weaver architecture by itself does not provide sufficient image rejection, the 900MHz spacing between the signal and the image allows substantial image filtering in the front-end duplexers. For example, measured insertion characteristics of a 900MHz TDK duplexer (CF6122301A) exhibit 3dB in-band loss and 54dB rejection at 1.8GHz. As a result, the overall image rejection ratio exceeds the GSM and DCS1800 specification (70 db). The LNA and RF mixers are shown in Figure 2. Utilizing a cascode stage with inductive degeneration, the LNA draws approximately 5mA of bias current [6]. The mixer is a single-balanced topology with inductive loads tuned to 450MHz, forming the band-pass filter (BPF) in Figure 1. The dc interface between the LNA and the mixer in Figure 2 merits particular attention. To achieve a welldefined bias current in the mixer, the LNA incorporates the dc load M 3 with current mirrors M 4 and M 5. Neglecting the dc drop across L 2, note that V GS5 + V GS4 = V GS3 + V GS7. Thus, proper ratioing of M 3 and M 7 with respect to M 4 and M 5 defines I D7 as a multiple of I 2. In contrast to capacitive coupling techniques, this approach incurs no signal loss. With nearly 20dB of voltage gain in the LNA, linearity of the mixers becomes critical. In Figure 2, sufficient linearity is obtained by choosing an overdrive voltage of approximately 600mV for M 7 (with a bias current of 2.5mA). The differential output of the RF mixers, with common-mode level close to V DD, is capacitively coupled to the input port of the following mixers. With an overall voltage gain of about 25dB in the LNA and RF mixers, the linearity of the IF mixers tends to limit receiver performance. The input voltage-to-current conversion of the IF mixers incorporates a grounded-source pair, M 1 and M 2, for higher linearity than in a regular differential pair. In implementation of the addition or subtraction at the receiver output, the switching is on one of the differential IF signals in the current domain (Figure 3). The multiplexer consisting of S 1 -S 4 negates the signal current according to the logical state of band select. Both IF mixers incorporate the multiplexer to equalize signal delays, but switching is in only one mixer. The size of the switches minimizes the loss in 450MHz signal and in voltage headroom. A critical issue in the Weaver architecture is the existence of various spurs that result from mixing of multiples of interferer frequencies and the LO frequencies. As illustrated in Figure 4a, if a strong in-band interferer at f int leads to a component kf int ± mf LO1 ± nf LO2 that falls in the desired baseband channel, then the signal may be heavily corrupted. The key point is that if kf int is on the same side of f LO1 as the desired signal, then it is not suppressed by the image rejection action of the circuit. These mechanisms, caused by the most significant combinations of k, m, and n, are summarized in Figure 4b and quantified below. The dual-band receiver is fabricated in 0.6µm digital CMOS, occupying a total of 1540x1370µm 2. All inductors in Figure 2 are integrated with no process modifications. The prototype is characterized at room temperature while running from a 3V supply. Measured values of the intermodulation products in a two-tone test are plotted in Figure 5a. The IIP 3 is equal to -8dBm for the 900MHz path and -6dBm for the 1.8GHz path. Table 1 summarizes measured performance of each receive path. Also shown are the quantities when front-end duplexers with an in-band loss of 3dB and far-out rejection of 54dB are used. We note that the overall noise figure is close to the GSM and DCS1800 specification and parameters such as linearity and image rejection are superior to required values. Figure 5b plots the conversion gain of a -40dBm interferer after it undergoes the spur mechanisms illustrated in Figure 4b. The interferer experiences a loss of at least 42 + 23 = 65dB with respect to the desired signal. An interesting effect that results from choice of the two LO frequencies is in-band leakage to the antenna. That is, if f LO1 = 1350MHz is mixed with f LO2 = 450MHz, both 900MHz and 1.8GHz components are generated at the receiver output, potentially leaking to the two inputs. Measurements indicate such components are below -80dBm with low-pass filtering at the output. References: [1] Antes, T., C. Conkling, RF Chip Set Fits Multimode Cellular/PCS Handsets, Microwaves & RF, pp. 177-186, Dec., 1996. [2] Weaver, Jr., D., A Third Method of Generation and Detection of Single-Sideband Signals, Proceedings of the IRE, pp. 1703-1705, June 1956. [3] Okanobu, T., D. Yamazaki, A New Radio Receiver System for Personal Communications, IEEE Transactions on Consumer Electronics, Vol. 41, pp. 795-802, Aug., 1995. [4] Rudell, J., et al, A 1.9GHz Wide-Band IF Double Conversion CMOS Integrated Receiver for Cordless Telephone Applications, ISSCC Digest of Technical Papers, pp. 304-305, Feb., 1997. [5] Razavi, B., RF Microelectronics, Prentice-Hall, 1998. [6] Shaeffer, D., T.H. Lee, A 1.5V, 1.5GHz CMOS Low Noise Amplifier, 1996 Symposium on VLSI Circuits Digest of Technical Papers, pp. 32-33, June 1996. * This work was supported by a Hughes Aircraft Company fellowship and a Hewlett-Packard Company equipment grant. 8.2-1

Figure 1: Dual-band receiver. Figure 2: RF stage. Figure 3: IF mixer. Figure 4: Spur components down-converted to baseband. Figure 5: IIP 3 measurement and spur study. Table 1: Dual-band receiver performance summary. 8.2-2

Figure 1: Dual-band receiver. 8.2-3

Figure 2: RF stage. 8.2-4

Figure 3: IF mixer. 8.2-5

Figure 4: Spur components down-converted to baseband. 8.2-6

Figure 5: IIP 3 measurement and spur study. 8.2-7

Table 1: Dual-band receiver performance summary. 8.2-8