Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices

Similar documents
Challenges of Ultra-thin LGA Package for Fingerprint Sensors

The Future of Packaging ~ Advanced System Integration

SESUB - Its Leadership In Embedded Die Packaging Technology

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

SiP packaging technology of intelligent sensor module. Tony li

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan

Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates

Brief Introduction of Sigurd IC package Assembly

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

3D ICs: Recent Advances in the Industry

Encapsulated Wafer Level Chip Scale Package (ewlcsp ) for Cost Effective and Robust Solutions in FlexLine

10nm CPI Study for Fine Pitch Flip Chip Attach Process and Substrate

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

New Wave SiP solution for Power

Fine Pitch Cu Pillar Assembly Challenges for Advanced Flip Chip Package

MicroSiP TM DC/DC Converters Fully Integrated Power Solutions

FO-WLP, Embedded Die, and Alternatives: Market Trends and Drivers

Packaging Technology and Design Challenges for Fine Pitch Cu Pillar and BOT (Bond on Trace) using Thermal Compression Bonding

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Advances in stacked-die packaging

Fraunhofer IZM - ASSID

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

Data Sheet _ R&D. Rev Date: 8/17

Beyond State-of-the-Art: Integration of MEMS in Fan-Out Wafer-Level Packaging Technology based System-in-Package (WLSiP)

Figure 1. FCBGA and fccsp Packages

Electroless Bumping for 300mm Wafers

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

!"#$"%&' ()#*+,-+.&/0(

Design and Development of True-CSP

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

BGA (Ball Grid Array)

Enabling Materials for Wafer Level Packaging, MEMS & Sensor Assembly

Flip-Chip for MM-Wave and Broadband Packaging

Silicon Interposers enable high performance capacitors

Diverse Lasers Support Key Microelectronic Packaging Tasks

QUALIFICATION PLAN PCN #: IIRA-05BPMD768. Date: Dec 18, Qualification of 132L DQFN package at ANAC assembly site. A.

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

Electronic Costing & Technology Experts

Organic Packaging Substrate Workshop Overview

2.5D Platform (Examples of products produced to date are shown here to demonstrate Amkor's production capabilities)

Substrates Lost in Translation

A Low-cost Through Via Interconnection for ISM WLP

Through Glass Via (TGV) Technology for RF Applications

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

Electrical Test Vehicle for High Density Fan-Out WLP for Mobile Application. Institute of Microelectronics 22 April 2014

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

EOTPR Customer Case Studies. EUFANET Workshop: Findings OPEN?

2D to 3d architectures: back to the future

PANEL LEVEL PACKAGING A MANUFACTURING SOLUTION FOR COST-EFFECTIVE SYSTEMS

Advanced High-Density Interconnection Technology

Embedded Si Fan Out: A Low Cost Wafer Level Packaging Technology Without Molding and De-bonding Processes

EMBEDDED ACTIVE DEVICE PACKAGING TECHNOLOGY FOR REAL DDR2 MEMORY CHIPS

Modeling, Design, and Demonstration of 2.5D Glass Interposers for 16-Channel 28 Gbps Signaling Applications

Application Note 5026

50 Micron Pitch Flip Chip Bumping Technology: Processes and Applications

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Processes for Flexible Electronic Systems

New Approaches to Develop a Scalable 3D IC Assembly Method

Adaptive Patterning. ISS 2019 January 8th

TCP-3182H. 8.2 pf Passive Tunable Integrated Circuits (PTIC)

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

Market and technology trends in advanced packaging

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Chemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition

Session 4: Mixed Signal RF

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Thinning of IC chips

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858)

Data Sheet. ACMD-7612 Miniature UMTS Band I Duplexer. Features. Description. Specifications. Applications. Functional Block Diagram

The 3D Silicon Leader

Data Sheet. ACFF-1024 ISM Bandpass Filter ( MHz) Description. Features. Specifications. Functional Block Diagram.

Product Qualification Report

Data Sheet. ACMD-7605 Miniature UMTS Band 8 Duplexer. Description. Features. Specifications

Data Sheet. ACMD-7409 Miniature PCS Band Duplexer. Features. Description. Specifications. Applications. Functional Block Diagram

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

Design Considerations for Highly Integrated 3D SiP for Mobile Applications

mcube WLCSP Application Note

SHELLCASE-TYPE WAFER-LEVEL PACKAGING SOLUTIONS: RF CHARACTERIZATION AND MODELING

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Two major features of this text

Flip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils

Chapter 2. Literature Review

TGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

PKF series. General information. PKF series

The Smallest Form Factor GPS for Mobile Devices

Data Sheet. ACMD-7402 Miniature PCS Band Duplexer. Description. Features. Specifications. Applications. Functional Block Diagram

Trends in Advanced Packaging Technologies An IMAPS UK view

Advanced Embedded Packaging for Power Devices

Bob Willis Process Guides

A review of the challenges and development of. the electronics industry

Fiber Optics for Harsh Environments ICSO Chuck Tabbert

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Transcription:

Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices Jensen Tsai Deputy Director, SPIL

Building a Smarter World Wearable Internet of Things Building a Smarter World Mobile Devices Automotive 2

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 3

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 4

Module Miniaturization MCU + BLE COB Size : 18x12mm MCU + WiFi COB Size : 22x19mm 1 Antenna in SiP 2 3 Die on CAP EMI Coating 6.5*6.5mm 4 Two Side PKG 10*10mm BLE Locker BLE Toy irhytm WiFi Plug WiFi Air Conditioner WiFi Bulb 5 Hearing Aid Swimming Band Hand Band WiFi Speaker WiFi Sensor Hub

1 Antenna in SiP Modules SMT Sub. Baking SMT (Comp & Ant) De-flux Cleaning D/B & W/B D/B (DB1 & DB2) W/B (WB1 & WB2) MD Status : MP from 2013/Dec Application : BLE (2.4GHz), HVM > 10 M Units, Yield > 99.5% MK, FS & SF Laser Marking Singulation FT QUAL Test Result Test Item TCT Hast uhast TST HTSL Cycles Pre-Con 300/500 1000 1500 2000 96 96 300 500 500 1000 1500 2000 6 Result Pass Pass Pass Pass Pass Pass Status : Mass Production

1 Antenna in Package with EMI Shield One-Piece metal frame is assembled by SMT Sputter coating Arrange support pin out of package to optimize design area in package Singulation EMI partition shielding wall One-piece metal frame assembly, having 2 function devices (antenna & EMI partition shielding wall ) after sinulation. Antenna routing on substrate Antenna Frame Status : Qualification 7

2 Stack Die on Passives SMT (Passives Attach) D/B & W/B MD Singulation QUAL Test Result Test Item TCT Hast uhast TST HTSL Status : Mass Production Cycles Pre-Con 300/500 1000 1500 2000 96 96 300 500 500 1000 1500 2000 Result Pass Pass Pass Pass Pass Pass 8

3 EMI Coating Process Flow Prior Assembly Singulation F/C RLC X tal Pre-baking Baking F/C RLC X tal Molding Sputter Coating Sputtering machine : LINCO SERIES Coating Material : SUS+Cu+ SUS Min Top Cu Thickness : 2um min. Top SUS Thickness : 0.1um min. PMC Laser Marking VM F/C RLC X tal Saw QUAL Test Result Test Item TCT uhast HTSL Pre-Con Cycles 500x 1000x 96 500 1000 Result Pass Pass Pass Pass Pass Pass F/C RLC X tal Status : Mass Production 9

3 Partition EMI Coating EMI Metal Frame Shielding EMI Coating w/ Partition Status : Qualification Application : (1) Multi-Band RF SiP Modules (CDMA / LTE / Dual Band WiFi) (2) EMI sensitivity SiP Modules (AP + PMIC + 802.11ac,..) Advantage: (1) Light & Compact Module Size (2) Flexible Shielding Design (3) Miniaturization, higher performance, lower cost and higher integration 10

4 Double Side Package for PMIC Module PKG Information: - PKG size: 16*14mm - Top side WLCSP : 5.97mm*4.82mm, function : PMIC QFN : 3 mm *3 mm, function : LCD Driver Passive : 48 ea - Bottom side WLCSP : 4.5 mm *4.5mm, function : RGB Converter Passive : 115 ea RGB Converter Top Side Bottom Side LCD Driver (DC/DC Booster) Pre-con TCT TCT MSL3 /260 (-55C~115 C) (-55C~115 C) HAST (130 C, 85%RH) HTST (150 ) (w/o precon) HTST (150 ) (w/o precon) Reflow 3X 500X 1000X 96hrs 500hrs 1000hrs Pass Pass Pass Pass Pass Pass Status : Qualification 11

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 12

TDK PMIC modules with EDS PMIC Modules for smart phone Key process : EDS (Embedded Die Substrate) 13 13

EDS (Embedded Die Substrate, for PMIC) Base Information: Package size / IO: 5.8*5.8/145 Max package height: 1.4mm Capacitor: 0603_2P/X5R/10UF/6.3V/+/-20%_T=0.55MM 0603_2P/X5R/4.7UF/10V/+/-10%_T=0.55MM 0402_2P/X5R/1UF/16V/+/-10%_T=0.55MM Substrate vendor: IBIDEN / Kinsus /TDK Lid adhesion By solder paste No any abnormal be found by X-Ray IPQC & RT Status All acceptable! STATION IN Q'TY DEF. Q'TY OUT Q'TY YIELD ( PCS ) ( PCS ) ( PCS ) ( % ) SMT 365 0 365 100.00% LASER MARKING 365 0 365 100.00% SINGULATION 365 0 365 100.00% OS 365 0 365 100.00% FINAL VISUAL 365 0 365 100.00% Major Concern : Mass Production Yield Loss No delam be found by X-section 14

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 15

4000 IO Count Flip Chip Package Segment (Sweet Spot) FO-PoP HBW-PoP 3000 FO-PoP / HBW-PoP / PoP (High I/O density & Low PKG profile) Large FCBGA 2000 PoP Si Interposer / FO-MCM + FCBGA Large FCBGA (High I/O density) FCBGA Si Interposer FO-MCM + FCBGA 1000 IC IC Si Interposer Substrate 500 400 300 200 100 FCCSP FO-SD FC-ETS FC-MISBGA PKG Size (mm) 16 3x3 7x7 11x11 19x19 27x27 35x35 15x15 23x23 31x31 40x40 45x45 50x50 55x55 60x60 65x65

Embedded Trace Substrate (ETS) L/S < 20/20 um CORE Normal Sub. 4 PP Embedded Sub. Source: 17

2L FC-ETS L/S=15/15 um Package Information: PKG type: FC-ETS (MUF) PKG size: 12x12x 0.75 mm Die size: 6.6x6.2x0.15 mm Bump pitch: 110 um Bump Height: 58 um (Cu 33/SiAg 25) Mold cavity : 0.45 mm Substrate thickness: 0.126 mm w/ 2L ETS Ball pitch/ diameter: 0.4mm /0.25mm IO count: 488 SAT Void Free (MUF) X-Section X-ray top view Reliability Test: O/S Yield >99% Pre-con MSL2aa/3 /260 HTST (150 ) TCT (-65~150 ) HAST Reflow 3X 1000hrs 1000X 192hrs PASS PASS PASS PASS Status : Mass Production 18

3L FC-ETS with fine pitch L/S=8/10 um Pkg Information: PKG type: FC-ETS (CUF & MUF) PKG size: 14x14x 0.9 mm Die size: 11x11x0.1 mm Bump pitch: 65um/80 um Bump Height: 58 um (Cu 35/Ni 3/SiAg 25) Mold cavity : 0.45 mm Substrate thickness: 0.188 mm w/ 3L ETS Ball pitch/ diameter: 0.4mm /0.25mm IO count: 976 Reliability Test: O/S Yield >99.5% Pre-con MSL2aa/3 /260 HTST (150 ) TCT (-65~150 ) HAST Reflow 3X 1000hrs 1000X 192hrs PASS PASS PASS PASS Status : Qualification 65um pitch / 1 escape X-ray top view X-Section Void Free (CUF) 80um pitch / 2 escape SAT Void Free (MUF) 19

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 20

MIS Substrate (Lower cost, Small form factor) Substrate via is formed by photolithography and Cu plating rather than laser drilling Embedded trace, L/S >= 10/10um NPL design Topside View Bottom View Window Image Pre-treatment Cu plating transfer Dry Metal Film Molding Etching/Detach Carrier Stripping and (2nd (For (Cu (1st OSP top ball plating) Cu coating layer) trace) pad) Mold Compound (Cu trace + Pre-Mold) 21

1L FC-MISBGA Readiness L/S=20/20 um Base Information: PKG type: FC-MISBGA (MUF) PKG size: 12*12 mm 2 Die size: 6.2*6.8 mm 2 Bump pitch: 55/110um Bump Height: 58 um (Cu pillar) Wafer thickness : 150 um Mold cavity : 0.45mm Substrate thickness: 0.12 mm Trace Line/Space: 20/20um Ball pitch: 0.4 mm Ball Size: 0.25 mm IO count: 400 Reliability Test: X-Section X-ray top view SAT Pre-con MSL2a /260 TCT (-65~150 ) HAST HTSL Post reflow 3X 500X 1000X 192hrs 1000hrs PASS PASS PASS PASS PASS Status : Mass Production 22 22 Confidenti

2L FC-MISBGA Readiness L/S=15/15 um Base Information: Package size: 12*12 mm Max. Package thickness: 0.9mm Mold thickness: 0.45mm Die size: 7*5 mm Die thickness : 8mil (200um) Bump pitch : 150um with 2 escaping traces Trace Line/Space: 15/15um Ball stand off height: 0.18mm Substrate thickness: 0.11mm Ball size /ball pitch : 0.25 / 0.4mm In-line Process Quality: Sample Process Checking Item Criteria Result Size Non-wetting Not allow 100% Pass Die Bond Accuracy ±15um 100% Pass <250um Incomplete fill 100% Pass Molding <1% die area De-lamination Not allow 100% Pass X-ray top view X-ray top view X-Section Shadow Moire SPEC: <100um, Actual: <60um Crying (+) Smiling (-) Status : Mass Production 23

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 24

5 Sides mwlcsp vs WLCSP mwlcsp Construction Mold Compound 500um 330um mwlcsp WLCSP 6 Sides mwlcsp vs WLCSP Backside lamination Backside lamination Mold Compound mwlcsp with Backside lamination Mold Compound on Sidewall and Ball Side WLCSP with Backside lamination C: 10um D: 70um Mold Compound Solder Ball Silicon C RDL Trace Molding PSV2 PSV1 Solder Ball SiN UBM D 25

mwlcsp Purpose BSL (optional) Side view Top view Sidewall crack check by FIB Die Mold Compound Solder Ball Advantage : Enhance board level TC Decrease ELK stress Zero side wall crack dppm (same wafer sort as WLCSP) Process Flow UBM & BP LG + ½ Die Saw Molding 100% Wafer Probing Grinding SG &TR 26

mwlcsp Brief Process Flow Molding Wafer Scribe Line (80um) BSL Die (1 st Saw) Die Die (2 nd Saw) Die 45 EMC Sidewall 45 45 (1 st Saw) Grinding EMC Sidewall 27 Wafer form, top side molding After singulation, EMC left at side wall

Key Challenges of mwlcsp Topside Mold Thickness Warpage post Grinding Die Mold Solder Ball Solder Ball Clean 4 Singulation Blade/Laser Saw Before Clean After Clean Die Laser Die tape 28

SMT mwlcsp Confirmation SMT SMT Confirmation:=> Good wetting Ball Package information: - Die size: 7x7mm - Die thickness: 200um - Ball Pitch/Size/Height: 0.4mm / 250um /190um After reflow process (Sample size, 120pcs) Left side Right side Center Center BLR SMT X-section result: SMT has Good wetting (no bridge & no non-wetting) 29 Status : Small Volume Mass Production

Embedded Technologies Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 30

Fan-Out Solutions Die #1 Die #2 & Its Potential Applications I/O Density Ultra High RDL L/S(um) 0.1 2 FO-MCM Heat Spreader PKG Solution 2.5D (COWOS) Application High-End Application: 1. High performance computing 2. Networking 3. Data servers 2 FO-PoP Heat Spreader HBW-PoP Mobile Application: 1. Smart Phone & Tablet 2. High End AP/BB High 10 FO-MCM 2L MIP (FCCSP) Memory Application: (DRAM, mlpdram...) Low >10 >15 FO-SD 1L FC-MIS Low Pin Count Application: (PMIC/RF...) Middle variability FO-SIP SIP Module IoT/Wearable Application: 1. Connectivity 2. PMIC Module 31 31 Various FO technologies to fulfill potential product applications

12 FO-SD (Single Die) 1 RDL Layer L/S=10/10 um Basic Information Chip Dimension 5.64 x 4.1mm Package Dimension 7.4 x 5.8mm Die/Mold THK (um) 360/405 (POD: 0.65mm) Application PMIC RDL Ball Size Ball Pitch I/O Count Layer 1L L/S 10/10 0.25 mm 0.4 mm 200 PSV1 RDL PSV2 Die 360um MC DIE SOLDER BALL POD: 0.65mm 360 um Compound 405um 405 um 650 um Reliability Result: TEST LEVEL PACAKGE Level TEST ITEM SAMPLE SIZE RESULT PRECON 90pcs PASS HTSL (1000 Hrs.) 45pcs PASS uhast (196 Hrs.) 45pcs PASS TCB 1000 CYCLE 45pcs PASS Status : Qualification 32

12 FO-SD (Single Die) 1 RDL Layer L/S=10/10 um Drop Test (1500G, 0.5 ms, 30 drops) SAC_Q(Cyclomax): Sn4Ag0.5Cu0.05Ni3Bi0.007Ge TCT (-40 ~125, 500 cycles) SAC_Q 33 TEST LEVEL Board Level TEST ITEM SAMPLE SIZE Results First Failure Drop Test 30 units PASS 157x TCT >500 30 units PASS 703x

FO-MCM(Multi-Chip Module) for AP/DDR L/S=2/2 um 5 Basic Information: 15x14mm package ( THK 0.62mm w/ BGA ball) Two top die 11x8mm,11x4.5mm I/O: 1188 Application: Tablet BB Top Die u-bump MUF MUF 2/2 RDL1 5/5 RDL2 Via 10/10 RDL3 No delam. issue & Pass RA test Status : Engineering 34 34 Confidential Condition Criteria S/S Precon Level 3 / 260 40/40 PASS TCB -55 C ~ 125 C, 1000X 25/25 PASS HTS 150 C, 1000Hrs 10/10 PASS uhast 130 C / 85%, 96Hrs 15/15 PASS

FO_SiP Concept z-height 0.8mm Multi Chips Module w/ EMI Shielding 800um DSC (0201 & 01005) > 50pcs CSP die Sidewall EMI EMI MUF UBM RDL1 RDL2 RDL3 PSV1 PSV2 PSV3 PSV4 0603 MUF BP 35 No delam. issue & Pass RA test Status : Engineering

Summary Embedded Die SBT Antenna in SiP Embedded Trace SBT Die on CAP Various embedded Building technologies a Smarter World fulfilling product applications!! FC-MISBGA Two Side PKG Molded WLCSP Partition EMI Coating Fan-Out WLP 36

Solution Providing Innovative Leader Contact Information: yctsai@spil.com.tw