Supplementary information for

Similar documents
Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

A large-area wireless power transmission sheet using printed organic. transistors and plastic MEMS switches

A fast and low-power microelectromechanical system-based non-volatile memory device

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

Lecture #29. Moore s Law

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

Supplementary Materials for

Edinburgh Research Explorer

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate

Supplementary Materials for

SUPPLEMENTARY INFORMATION

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

Supplementary Material for

High-yield Fabrication Methods for MEMS Tilt Mirror Array for Optical Switches

3-5μm F-P Tunable Filter Array based on MEMS technology

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

Large Scale Silicon Photonic MEMS Switch

Conference Paper Cantilever Beam Metal-Contact MEMS Switch

Fabrication and application of a wireless inductance-capacitance coupling microsensor with electroplated high permeability material NiFe

DTU DANCHIP an open access micro/nanofabrication facility bridging academic research and small scale production

MICROSTRUCTURING OF METALLIC LAYERS FOR SENSOR APPLICATIONS

Wafer-level Vacuum Packaged X and Y axis Gyroscope Using the Extended SBM Process for Ubiquitous Robot applications

Supporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen

Dry release fabrication and testing of SiC electrostatic cantilever actuators

High Power RF MEMS Switch Technology

State-of-the-art device fabrication techniques

Advanced Device Fabrication Techniques. ChiiDong Chen

Supplementary Information

DEVELOPMENT OF RF MEMS SYSTEMS

Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches

Supplementary Figure 1: Optical Properties of V-shaped Gold Nanoantennas a) Illustration of the possible plasmonic modes.

Soft Electronics Enabled Ergonomic Human-Computer Interaction for Swallowing Training

Supporting Information 1. Experimental

This Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor

Supporting Information

SiGe based Grating Light Valves: A leap towards monolithic integration of MOEMS

Miniature Mid-Infrared Thermooptic Switch with Photonic Crystal Waveguide Based Silicon-on-Sapphire Mach Zehnder Interferometers

Supplementary Information. The origin of discrete current fluctuations in a fresh single molecule junction

Design and fabrication of indium phosphide air-bridge waveguides with MEMS functionality

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

MoS 2 nanosheet phototransistors with thicknessmodulated

Supplementary Information

Characterization of the InGaAs/InAlAs HEMT Transit Output Response by Using an Electro-Optical Sampling Technique

An electrical double layer is created at the charged surface of an object upon immersion in a liquid. In

Supplementary Materials for

DTU DANCHIP an open access micro/nanofabrication facility bridging academic research and small scale production

MEMS in ECE at CMU. Gary K. Fedder

Fabrication and Characterization of Pseudo-MOSFETs

in hbn encapsulated graphene devices

SUPPLEMENTARY INFORMATION

MICROMACHINED INTERFEROMETER FOR MEMS METROLOGY

Low Actuation Wideband RF MEMS Shunt Capacitive Switch

CHA2395 RoHS COMPLIANT

Scaling of InGaAs MOSFETs into deep-submicron regime (invited)

Demo Pattern and Performance Test

Record I on (0.50 ma/μm at V DD = 0.5 V and I off = 100 na/μm) 25 nm-gate-length ZrO 2 /InAs/InAlAs MOSFETs

Inkjet Filling of TSVs with Silver Nanoparticle Ink. Behnam Khorramdel, Matti Mäntysalo Tampere University of Technology ESTC 2014 Finland, Helsinki

Introduction to Microdevices and Microsystems

Humidity and temperature compensation in work function gas sensor FETs $

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

Supplementary Figures

Results of Proof-of-Concept 50keV electron multi-beam Mask Exposure Tool (emet POC)

Electrical Properties of Chicken Herpes Virus Based on Impedance Analysis using Atomic Force Microscopy

Transistor Characterization

RF(Radio Frequency) MEMS (Micro Electro Mechanical

Supplementary Figures

Supplementary Figure 1. Schematics of conventional vdw stacking process. Thin layers of h-bn are used as bottom (a) and top (b) layer, respectively.

Alternative Channel Materials for MOSFET Scaling Below 10nm

MEMS for RF, Micro Optics and Scanning Probe Nanotechnology Applications

MEMS On-wafer Evaluation in Mass Production Testing At the Earliest Stage is the Key to Lowering Costs

Charge retention of a Floating gate Transistor for a Reset Controller

Study of MEMS Devices for Space Applications ~Study Status and Subject of RF-MEMS~

FinFET-based Design for Robust Nanoscale SRAM

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

Metallic Nano Electro Mechanically Actuated Gripper and Tunable Nano Photonic Device

BMC s heritage deformable mirror technology that uses hysteresis free electrostatic

Single Nanoparticle Plasmonic Electro-Optic Modulator Based on MoS 2 Monolayers

Micro-nanosystems for electrical metrology and precision instrumentation

CARBON BASED SMART SYSTEM FOR WIRELESS APPLICATION

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Y9.FS1.2.1: GaN Low Voltage Power Device Development. Sizhen Wang (Ph.D., EE)

6-18 GHz High Power Amplifier TGA9092-SCC

On-chip 3D air core micro-inductor for high-frequency applications using deformation of sacrificial polymer

High-performance and Low-cost Capacitive Switches for RF Applications

Department of Electrical Engineering IIT Madras

Improving CMOS Speed and Switching Energy with Vacuum-Gap Structures

IN-CHIP DEVICE-LAYER THERMAL ISOLATION OF MEMS RESONATOR FOR LOWER POWER BUDGET

Synthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)

CHA2095a RoHS COMPLIANT

Design of Clamped-Clamped Beam Resonator in Thick-Film Epitaxial Polysilicon Technology

D. Impedance probe fabrication and characterization

Sub-50 nm period patterns with EUV interference lithography

Introduction of New Products

Design of Optimized Digital Logic Circuits Using FinFET

Ion Beam Lithography next generation nanofabrication

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

GRADE Graphene-based Devices and Circuits for RF Applications Collaborative Project

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

Transcription:

Supplementary information for A fast and low power microelectromechanical system based nonvolatile memory device Sang Wook Lee, Seung Joo Park, Eleanor E. B. Campbell & Yung Woo Park The supplementary information includes: 1. Supplementary Figures S1-S5 2. Supplementary Discussion: Description of the comparison of the energy consumption of our device with conventional flash memories 3. Supplementary reference

Supplementary Figure S1. Fabrication process of the memory device The CNT growth was performed using thermal CVD with 1000 sccm CH 4 / 100 sccm H 2 at 900 o C for 15 min. (a) Preparation of source, drain and actuating electrodes. The pattern was made using EBL. 0.5 nm Ti, 39.5 nm Pd and 50 nm Al 2 O 3 was deposited by e-gun evaporator. (b) Top-floating gate fabrication. (c) Side-floating gate fabrication. (d) Deposition of the suspended cantilever. Dose-variation exposure and critical point drying were used.

Supplementary Figure S2. Dose variation exposure for suspended structures (a) 4 layers of e- beam resists (PMMA and EL10) were coated on the Si wafer. (b)the cantilever structure was patterned with varying dose conditions of 170 ~ 450 μc/cm 2 using a JEOL JBX-9300FS EBL machine. (c) Pattern was developed by MIBK:IPA = 1:2 for 20 min. (d) Metallization process. 1 nm Cr / 200 nm Al / 0.8 nm Cr was deposited using e-gun evaporator. (e) Lifted-off in acetone and dried by critical point dryer. (f) FE- SEM images of point-contact structure.

Supplementary Figure S3. Transfer characteristics of CNT-FET. Backgate dependence of I ds for the side-floating gated CNT device (a) and the top-floating gated CNT device (b) Back gate on the Si substrate was swept from -10 V to 10 V with V ds = 100 mv in air at room temperature. Black arrows indicate sweep directions.

Supplementary Figure S4. Detection of the mechanical resonance frequency (a) The schematic of the measurement setup (optical interferometer method). (b) Resonance frequency measurement yielding a value of 8.5 MHz with a Q-factor of around 50.

Supplementary Figure S5. Detection of the switching speed of MEM cantilever (a) The schematic of the measurement setup. A 3 terminal micromechanical system which has direct connection between floating gate and an oscilloscope channel was prepared for this measurement. The fabrication procedure and dimensions of the cantilever were identical to the floating-gate memory devices. Switching time of 164 ns (b), release time of 181 ns (c), and circuit delay time of ca. 35 ns (d) 34 ns for the circuit on and (e) 36 ns for the circuit off) was detected in this measurement, giving actual switching time of 130 ns (on) and 145 ns (off).

Supplementary Discussion Comparison of the energy consumption with conventional flash memories It is difficult to compare directly the energy consumption of our device with conventional flash memories since, first of all, the operation concept of our device especially in the active region (MEMS part) is completely different and second, the conventional flash memory usually receives power with other cells in the same word through a common cell source line, the so-called string. In a conventional flash memory, we have to technically apply the power to all 32 cells belong to a word at the same time even though we only need to operate one single cell. Therefore, the power requirement of a flash memory is usually considered by estimating the power consumed in a word. To compare the power consumption of our device with conventional flash memories, we first estimated the energy required for the MEMS cantilever part and compared that with a conventional memory. Then the power requirement of the CNT-FET was compared with a conventional MOSFET which is used as the main component of a flash memory. According to a recent energy characterization study 36 on the conventional multilevel-cell (MLC) flash memories (Intel MLC NOR 28F256L18 and Samsung KAK38200AM), the energy consumption per word (which contains 4 bytes, i.e. 32 cells in a word) during programming varies from 752 nj to 31194 nj for Intel s memory and from 1.67μJ to 51.57μJ for Samsung s memory. Therefore, the energy consumption of conventional flash memories per cell is estimated to be on the order of 20 to 1000 nj. As we mentioned in the paper, the MEM cantilever is operated via electrostatic actuation and it does not consume any current so that only electrostatic energy and almost zero power is required during the operation. The electrostatic energy can be simply expressed by the following equation for the capacitive energy: C is the capacitance between cantilever and actuation electrode, V is the voltage applied for actuation (10V), and are the relative permittivity and vacuum permittivity, A is the overlap area between cantilever and bottom electrode (2μm 5μm), d is the distance between cantilever and actuating electrode (500nm). The capacitance value estimated from the above parameters was on the order of 100 af. The resultant capacitive

energy of the MEM cantilever during operation is calculated to be 5 10-14 J. Therefore the energy consumption of the cantilever part is almost negligible compared to that of a conventional memory. A recent report (ref. 30) shows that the power consumption of a CNT-FET is comparable to a MOSFET. The power consumption of our working CNT-FET device which was described in this work was estimated to be around 10nW at on-state current (10-7 A with 100mV of bias voltage). The energy consumption of this CNT-FET device is almost comparable to or less than that of a conventional flash memory cell even though the bias voltage is applied continuously to the CNT FET device. Note that the actual reading time of a conventional flash memory is on the order of tens of μs per page. Technically, the energy consumption of our CNT-FET device can be considerably decreased if the time for applying bias to the CNT FET is controlled to be of the same order as the reading time of a conventional flash memory.

Supplementary Reference 36. Joo, Y., Cho, Y., Shin, D., Park, J. & Chang. N. An energy characterization platform for memory devices and energy-aware data compression for multilevel-cell flash memory. ACM Transactions on Design Automation of Electronic Systems. 13, Article 43 (2008).