Effect of slots in reference planes on signal propagation in single and differential t-lines

Similar documents
Design of optimal differential viaholes for 6-plane board

Minimization of Reflection from AC Coupling Capacitors

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures

Electromagnetic Analysis of Decoupling Capacitor Mounting Structures with Simbeor

Guide to CMP-28/32 Simbeor Kit

Design Insights from Electromagnetic Analysis of Interconnects

Calibration and De-Embedding Techniques in the Frequency Domain

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Microcircuit Electrical Issues

Impedance-Controlled Routing. Contents

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Yuriy Shlepnev, Simberian Inc Alfred Neves, Teraspeed Consulting Group

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

Lessons learned: How to Make Predictable PCB Interconnects for Data Rates of 50 Gbps and Beyond

Matched Length Matched Delay

Effective Routing of Multiple Loads

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

PCB Routing Guidelines for Signal Integrity and Power Integrity

Multilayer PCB Stackup Planning

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

EMI. Chris Herrick. Applications Engineer

How Return Loss Gets its Ripples

How to Read S-Parameters Like a Book or Tapping Into Some Of The Information Buried Inside S- Parameter Black Box Models

DDR4 memory interface: Solving PCB design challenges

Split Planes in Multilayer PCBs

Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs

Demystifying Vias in High-Speed PCB Design

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

A BROADBAND QUADRATURE HYBRID USING IM- PROVED WIDEBAND SCHIFFMAN PHASE SHIFTER

Texas Instruments DisplayPort Design Guide

In this pdf file, you can see the most common 7 kinds of multilayer PCB configurations.

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

The Impact Of Signal Jumping Across Multiple Different Reference Planes On Electromagnetic Compatibility

DesignCon Power Distribution Planes: To Split or Not to Split? Technical panel: Bruce Archambeault. Michael Steinberger.

HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS

EMC Simulation of Consumer Electronic Devices

Chapter 16 PCB Layout and Stackup

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

The Challenges of Differential Bus Design

Relationship Between Signal Integrity and EMC

Mini Modules Castellation Pin Layout Guidelines - For External Antenna

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

Microwave Characterization and Modeling of Multilayered Cofired Ceramic Waveguides

High-Speed PCB Design und EMV Minimierung

A Signal Integrity Measuring Methodology in the Extraction of Wide Bandwidth Environmental Coefficients

Barry Olawsky Hewlett Packard (1/16/2007)

High-Speed Circuit Board Signal Integrity

S-parameters. Jvdtang. RFTE course, #3: RF specifications and system design (I) 73

Lecture #3 Microstrip lines

Modeling of Power Planes for Improving EMC in High Speed Medical System

Understanding the Unintended Antenna Behavior of a Product

Practical Measurements of Dielectric Constant and Loss for PCB Materials at High Frequency

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

Dual Feed Microstrip Patch Antenna for Wlan Applications

Differential Pair Routing

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

You will need the following pieces of equipment to complete this experiment: Wilkinson power divider (3-port board with oval-shaped trace on it)

Progress In Electromagnetics Research Letters, Vol. 23, , 2011

DesignCon SI and EMI Impact of AC Coupling Capacitors on 25Gbps+ Systems. Xin Wu, Molex Inc.

Intel 82566/82562V Layout Checklist (version 1.0)

PRINTED UWB ANTENNA FOR WIMAX /WLAN

Circular polarization 10GHz slot antenna

Microwave Metrology -ECE 684 Spring Lab Exercise T: TRL Calibration and Probe-Based Measurement

High Speed Characterization Report

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney

Effect of Power Noise on Multi-Gigabit Serial Links

DesignCon Differential PCB Structures using Measured TRL Calibration and Simulated Structure De-Embedding

Antenna Matching Within an Enclosure Part II: Practical Techniques and Guidelines

International Journal of Innovative Research in Computer and Communication Engineering

How Long is Too Long? A Via Stub Electrical Performance Study

UNIVERSITI MALAYSIA PERLIS

Chapter 7 Design of the UWB Fractal Antenna

Mutual Coupling Reduction of Micro strip antenna array by using the Electromagnetic Band Gap structures

A Wideband Magneto-Electric Dipole Antenna with Improved Feeding Structure

/14/$ IEEE 939

Lecture 2: Signals and Transmission Lines

The Effects of PCB Fabrication on High-Frequency Electrical Performance

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

High-Power Directional Couplers with Excellent Performance That You Can Build

A MATERIAL WORLD Modeling dielectrics and conductors for interconnects operating at Gbps

Characterization and Measurement Based Modeling

Common-Mode Suppression Design for Gigahertz Differential Signals Based on C-Slotline

EMC problems from Common Mode Noise on High Speed Differential Signals

RF simulations with COMSOL

Even / Odd Mode Analysis This is a method of circuit analysis that uses super-positioning to simplify symmetric circuits

A Comparative Study of Resonator Based Method To Estimate Permittivity

Transfer Functions in EMC Shielding Design

Gain Slope issues in Microwave modules?

PRELIMINARY PRELIMINARY

Experiment 9: Microwave Directional Couplers and Hybrids

ECE 4265/6265 Laboratory Project 7 Network Analyzer Calibration

Technical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design

Description RF Explorer RFEAH-25 1 is a 25mm diameter, high performance near field H-Loop antenna.

Manufacture and Performance of a Z-interconnect HDI Circuit Card Abstract Introduction

A Reconfigurable Micro-strip Patch Antenna for Various Wireless and Cognitive Radio Applications

Faster than a Speeding Bullet

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

Highly Directive Rectangular Patch Antenna Arrays

Transcription:

Simbeor Application Note #2007_09, November 2007 2007 Simberian Inc. Effect of slots in reference planes on signal propagation in single and differential t-lines Simberian, Inc. www.simberian.com Simbeor: Easy-to-Use, Efficient and Cost-Effective

Introduction Routing traces over splits in reference planes may cause significant signal degradation in multi-gigabit data channels To maximize the transition of the signal over the splits and minimize the reflection, stack-up has to be optimized to minimize the effect of the splits This example demonstrates how to use electromagnetic simulator for quantitative analysis of the effect of slot in a reference plane on S-parameters of a small trace segment Simbeor 2007 full-wave 3D solver for multilayered circuits is used to generate the results 10/7/2008 2007 Simberian Inc. 2

Micro-strip line segment (no slot yet) Simple 4-layer stackup Wideband Debye dispersion and loss models used for the dielectrics 8-mil wide micro-strip line segment in the topmost layer Signal1 Materials and stackup in Simbeor Solution Circuit MSLOverSlot0 in Simbeor Solution 10/7/2008 2007 Simberian Inc. 3

S-parameters of a small micro-strip line segment (simulation set-up calibration) Circuit MSLOverSlot0 SlotLength=0 [mil] Ports de-embedded to have just 10-mil line segment in the middle (where the slot will be located) S-parameters are normalized to 50 Ohm and characteristic impedance changes with frequency, that causes increase of reflection at higher frequencies (reaches about -40 db at 20 GHz) Low Reflection Coefficient S11 10/7/2008 2007 Simberian Inc. 4

5 circuits with different slot length and slot width 10 mil (size along the t-line) Circuit MSLOverSlot1 SlotLength=8 [mil] Circuit MSLOverSlot2 SlotLength=20 [mil] Circuit MSLOverSlot3 SlotLength=40 [mil] 10 mil in all examples Circuit MSLOverSlot4 SlotLength=80 [mil] SlotLength is a parameter Circuit MSLOverSlot5 SlotLength=120 [mil] 10/7/2008 2007 Simberian Inc. 5

Magnitude of reflection coefficient S11 for circuits with different Slot Length SlotLength increases Acceptable reflection loss for a single discontinuity depends on a particular design. -25 db selected for this example. Reflection above -25 db may cause SI problems 120 mil The longer the slot, the higher the reflection 0 The higher the frequency, the higher the reflection S-parameters are normalized to 50 Ohm 10/7/2008 2007 Simberian Inc. 6

Magnitude of reflection coefficient S11 as a function of the Slot Length Frequency increases Reflection above -25 db may cause SI problems Cut-outs in plane 10 mil along the single micro-strip line and 20 mil across the line may cause SI problems at 10 Gbps 20 GHz The higher the frequency, the higher the reflection 1 GHz The longer the slot, the higher the reflection S-parameters are normalized to 50 Ohm 10/7/2008 2007 Simberian Inc. 7

S-parameters of a small differential micro-strip line segment (simulation set-up calibration) Circuit DMSLOverSlot0 SlotLength=0 [mil] Two microstrips 7 mil wide and 17.5 mil apart (about 100 Ohm differential impedance). Ports de-embedded to have just 10- mil line segment in the middle (where the slot will be located) Differential to differential S- parameters are normalized to 100 Ohm and characteristic impedance changes with frequency, that causes increase of reflection at higher frequencies (reaches about -40 db at 20 GHz) Low Reflection Coefficient S11dd 10/7/2008 2007 Simberian Inc. 8

5 circuits with different slot length and slot width 10 mil (size along the t-line) Circuit DMSLOverSlot1 SlotLength=10.5 [mil] Circuit DMSLOverSlot2 SlotLength=24.5 [mil] Circuit DMSLOverSlot3 SlotLength=42 [mil] SlotLength is a parameter Circuit DMSLOverSlot4 SlotLength=161 [mil] Circuit DMSLOverSlot5 SlotLength=80.5 [mil] 10/7/2008 2007 Simberian Inc. 9

Magnitude of reflection coefficient S11dd for circuits with different Slot Length SlotLength increases The reflection is smaller than in the case of a single micro-strip line, but still not negligible Reflection above -25 db may cause SI problems 161 mil The longer the slot, the higher the reflection 0 mil The higher the frequency, the higher the reflection S11dd is reflection of differential mode in 100-Ohm channel 10/7/2008 2007 Simberian Inc. 10

Magnitude of reflection coefficient S11dd as a function of the Slot Length Frequency increases Cut-outs in plane 10 mil along the differential micro-strip line and 80 mil across the line may cause SI problems at 10 Gbps Slot Length smaller than distance between strip edges Reflection above -25 db may cause SI problems 20 GHz The higher the frequency, the higher the reflection The longer the slot, the higher the reflection 1 GHz S11dd is reflection of differential mode in 100-Ohm channel 10/7/2008 2007 Simberian Inc. 11

Strip line configuration to investigate effect of slot in the closest plane layer Plane1 Simple 6-layer stackup Wideband Debye dispersion and loss models used for the dielectrics 6-mil wide strip line segment in the inner layer Signal3 Materials and stackup in Simbeor Solution Circuit StripUnderSlot0 SlotLength=0 [mil] Circuit MSLOverSlot0 in Simbeor Solution 10/7/2008 2007 Simberian Inc. 12

5 circuits with different slot length and with slot width 10 mil (size along the t-line) Circuit StripUnderSlot1 SlotLength=6 [mil] Circuit StripUnderSlot2 SlotLength=18 [mil] Circuit StripUnderSlot3 SlotLength=39 [mil] Circuit StripUnderSlot4 SlotLength=78 [mil] Circuit StripUnderSlot5 SlotLength=159 [mil] 10/7/2008 2007 Simberian Inc. 13

Magnitude of reflection coefficient S11 as a function of the Slot Length Frequency increases Cut-outs 10 mil along the single strip line and 25 mil across the line in the closest reference plane may cause SI problems at 10 Gbps (similar to the micro-strip case) Reflection above -25 db may cause SI problems 20 GHz The higher the frequency, the higher the reflection The longer the slot, the higher the reflection 1 GHz S-parameters are normalized to 50 Ohm 10/7/2008 2007 Simberian Inc. 14

5 circuits describing differential strip-lines with a slot in the closest plane layer Two 5-mil wide strips in the layer Signal3, 12.5 mil apart (about 100 Ohm differential impedance) Circuit DStripUnderSlot0 SlotLength=0 [mil] Circuit DStripUnderSlot1 SlotLength=7.5 [mil] Circuit DStripUnderSlot2 SlotLength=17.5 [mil] Circuit DStripUnderSlot3 SlotLength=30 [mil] Circuit DStripUnderSlot4 SlotLength=80 [mil] 10/7/2008 2007 Simberian Inc. 15

Magnitude of reflection coefficient S11dd as a function of the Slot Length Frequency increases Cut-outs in the closest plane of differential strip line may not be a problem for the differential signal in the low Gbps range (though it is still an obstacle for the common mode) Reflection above -25 db may cause SI problems 20 GHz The higher the frequency, the higher the reflection Reflection increases quickly as the slot cuts the return currents in the plane 1 GHz S11dd is reflection of differential mode in 100-Ohm channel 10/7/2008 2007 Simberian Inc. 16

6 circuits with strip in layer Signal4 and cut-outs in the remote plane layer Plane1 Circuit StripUnderSlot1 SlotLength=0 [mil] Circuit StripUnderSlot1 SlotLength=6 [mil] Circuit StripUnderSlot2 SlotLength=18 [mil] Circuit StripUnderSlot3 SlotLength=39 [mil] Circuit StripUnderSlot4 SlotLength=78 [mil] Circuit StripUnderSlot5 SlotLength=159 [mil] 10/7/2008 2007 Simberian Inc. 17

Magnitude of reflection coefficient S11 as a function of the Slot Length Frequency increases Cut-outs in the remote reference plane may be not a problem even for signals with 20 Gbps data rate All configurations have reflection below -25 db up to 20 GHz 20 GHz The higher the frequency, the higher the reflection, though it is relatively low 1 GHz S-parameters are normalized to 50 Ohm 10/7/2008 2007 Simberian Inc. 18

Differential strips in layer Signal4 and slots in the remote plane layer Plane2 Two 5-mil wide strips in the layer Signal4, 12.5 mil apart (about 100 Ohm differential impedance) SlotLength is a parameter changing from 0 to 80 mil 10 mil SlotLength 10/7/2008 2007 Simberian Inc. 19

Magnitude of reflection coefficient S11dd as a function of the Slot Length Frequency increases Cut-outs in the remote reference plane of a differential line is clearly not a problem even for signals with 20 Gbps data rate Very low reflection that slightly grows with the frequency but practically independent of the slot size S11dd is reflection of differential mode in 100-Ohm channel 20 GHz Increase of the reflection with the frequency caused mostly by the dispersion of the line characteristic impedance 1 GHz 10/7/2008 2007 Simberian Inc. 20

How to use these results? Such numerical experiments can be used to plan positions of plane layers with cut-outs in a stack-up for a particular data rate and to generate rules for routing multi-gigabit nets for instance In case if cut-outs cannot be avoided, S-parameter models for localized cut-outs can be generated and used in a system-level solver Slot de-coupling or by-passing with capacitors can be also investigated with a full-wave solver Such configuration may not reduce the reflection over a wide frequency band but may be helpful to reduce the radiation from the oversized slots (valid also for common mode in case of differential t-lines) 10/7/2008 2007 Simberian Inc. 21

What about more complicated split-plane configurations? In case of moats or complicated plane splits the signal may be not just reflected but transmitted by the slot line across the board and either radiated or coupled to the other t-lines crossing the same slot It may cause both cross-talk (SI) and radiation (EMI) problems Complete electromagnetic analysis of such structures is rarely possible and not practical in many cases Only hybrid de-compositional system-level analysis of such structures with strip, slot and parallel-plane models may predict the behavior (multiple components of a system have to be included into such analysis) Even if differential signal in differential pair is not affected by the slot, the common mode may be affected and either reflected or coupled to the slot-line and require either the system-level analysis or slotline loading or termination preventing SI and EMI problems Decoupling capacitors can help to reduce the coupling to the slot and dump propagation of energy along the slots in complicated cutouts, both in single line and common mode in differential line cases 10/7/2008 2007 Simberian Inc. 22

Solutions and contact Solution files are available for download from the simberian web site http://www.simberian.com/appnotes/solutions/slotsinreferenceplanes_2007_09.zip Send questions and comments to General: info@simberian.com Sales: sales@simberian.com Support: support@simberian.com Web site www.simberian.com 10/7/2008 2007 Simberian Inc. 23