Differential Signaling is the Opiate of the Masses

Similar documents
EMC problems from Common Mode Noise on High Speed Differential Signals

Predicting and Controlling Common Mode Noise from High Speed Differential Signals

The Ground Myth IEEE. Bruce Archambeault, Ph.D. IBM Distinguished Engineer, IEEE Fellow 18 November 2008

Advanced Transmission Lines. Transmission Line 1

Relationship Between Signal Integrity and EMC

Frequently Asked EMC Questions (and Answers)

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

BIRD 74 - recap. April 7, Minor revisions Jan. 22, 2009

A Novel Embedded Common-mode Filter for above GHz differential signals based on Metamaterial concept. Tzong-Lin Wu

EMI. Chris Herrick. Applications Engineer

Differential Signaling

Electromagnetic Band Gap Structure for Common Mode Filtering of High Speed Differential Signals

BASIS OF ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUIT Chapter VI - MODELLING PCB INTERCONNECTS Corrections of exercises

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

Texas Instruments DisplayPort Design Guide

PCB Routing Guidelines for Signal Integrity and Power Integrity

Low Jitter, Low Emission Timing Solutions For High Speed Digital Systems. A Design Methodology

Designing external cabling for low EMI radiation A similar article was published in the December, 2004 issue of Planet Analog.

VLSI is scaling faster than number of interface pins

PCB Design Techniques for the SI and EMC of Gb/s Differential Transmission Lines

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Differential to Common Mode Conversion Due to Asymmetric Ground Via Configurations

DDR4 memory interface: Solving PCB design challenges

Suppression Techniques using X2Y as a Broadband EMI Filter IEEE International Symposium on EMC, Boston, MA

Resonant EBG-Based Common Mode Filter for LTCC Substrates

How Long is Too Long? A Via Stub Electrical Performance Study

IEEE RTPGE Automotive Datalinks over Twisted Quad Cabling

Reduction of EMI due to common mode current using common mode filter or lossy material

SAS-2 Transmitter/Receiver S- Parameter Measurement (07-012r0) Barry Olawsky Hewlett Packard (1/11/2007)

DEPARTMENT FOR CONTINUING EDUCATION

Chapter 12 Digital Circuit Radiation. Electromagnetic Compatibility Engineering. by Henry W. Ott

Technology in Balance

EDA365. DesignCon 2008

25G SFP28 Active Optical Cable OPSF28-F-xx-AKT Datasheet

EMI AND BEL MAGNETIC ICM

Differential Signal and Common Mode Signal in Time Domain

ELEC Course Objectives/Proficiencies

Losses Induced by Asymmetry in Differential Transmission Lines

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Designing Your EMI Filter

Intel 82566/82562V Layout Checklist (version 1.0)

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

A VIEW OF ELECTROMAGNETIC LIFE ABOVE 100 MHz

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

X2Y versus CM Chokes and PI Filters. Content X2Y Attenuators, LLC

25Gb/s Ethernet Channel Design in Context:

Common myths, fallacies and misconceptions in Electromagnetic Compatibility and their correction.

Application Note 5044

CROSSTALK DUE TO PERIODIC PLANE CUTOUTS. Jason R. Miller, Gustavo Blando, Istvan Novak Sun Microsystems

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

11 Myths of EMI/EMC ORBEL.COM. Exploring common misconceptions and clarifying them. MYTH #1: EMI/EMC is black magic.

Effective Routing of Multiple Loads

DesignCon Loaded Parallel Stub Common Mode Filter. Predrag Acimovic, PMC-Sierra, Inc

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

Guide to CMP-28/32 Simbeor Kit

PI3HDMIxxx 4-Layer PCB Layout Guideline for HDMI Products

800Mbps LVDS/LVPECL-to-LVDS 2 x 2 Crosspoint Switch

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

Investigation of the Double-Y Balun for Feeding Pulsed Antennas

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

Near-Field Scanning. Searching for Root Causes

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

150Hz to 1MHz magnetic field coupling to a typical shielded cable above a ground plane configuration

Chapter 16 PCB Layout and Stackup

/14/$ IEEE 939

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

An Initial Investigation of a Serial 100 Gbps PAM4 VSR Electrical Channel

TOP VIEW. Maxim Integrated Products 1

Signal Technologies 1

MICTOR. High-Speed Stacking Connector

EFFECT OF SHIELDING ON CABLE RF INGRESS MEASUREMENTS LARRY COHEN

Comparison of IC Conducted Emission Measurement Methods

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx

HOW SMALL PCB DESIGN TEAMS CAN SOLVE HIGH-SPEED DESIGN CHALLENGES WITH DESIGN RULE CHECKING MENTOR GRAPHICS

High Speed Characterization Report

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors

Data Mining 12-Port S- Parameters

Signal and Noise Measurement Techniques Using Magnetic Field Probes

Measurement and Analysis for Switchmode Power Design

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

Barry Olawsky Hewlett Packard (1/16/2007)

Analysis of a PCB-Chassis System Including Different Sizes of Multiple Planes Based on SPICE

Six-port scattering parameters of a three-phase mains choke for consistent modelling of common-mode and differential-mode response

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx

Minimizing Coupling of Power Supply Noise Between Digital and RF Circuit Blocks in Mixed Signal Systems

MAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1

Experimental Investigation of High-Speed Digital Circuit s Return Current on Electromagnetic Emission

Debugging EMI Using a Digital Oscilloscope. Dave Rishavy Product Manager - Oscilloscopes

Chapter 12: Transmission Lines. EET-223: RF Communication Circuits Walter Lara

EMC for Printed Circuit Boards

The Challenges of Differential Bus Design

High-Speed PCB Design und EMV Minimierung

Solutions for EMC Issues in Automotive System Transmission Lines

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

Electrical Concepts For Interconnect Professionals

Transcription:

Differential Signaling is the Opiate of the Masses Sam Connor Distinguished Lecturer for the IEEE EMC Society 2012-13 IBM Systems & Technology Group, Research Triangle Park, NC

My Background BSEE, University of Notre Dame, 1994 Lockheed Martin Control Systems, Johnson City, NY 1994-1996 Systems Engineer IBM, Research Triangle Park, NC 1996-Present Timing Verification Logic Verification Signal Quality Analysis EMC Design Simulation EMC Design Rule Checker development Research collaboration 2

3 Location

Outline Background Differential Signaling Pros/Cons Transmission line modes Common Mode Sources of CM signals S-Parameters primer Causes of mode conversion Radiation mechanisms Cables/connectors EMC Design Options CM filtering Absorbing material Summary 4

Background Differential Signal 2-wire transmission system Signal is the voltage difference between the 2 wires Current in the 2 wires is equal and opposite + - 5

Pros/Cons of Differential Signaling Advantages = Noise immunity, loss tolerance (0-crossing), minimal radiated EMI* V t Picture from: http://en.wikipedia.org/wiki/differential_signaling Disadvantages = Requires 2 wires (wiring density, weight, cost), routing challenges* 6

Real-World Twinax Cable + -? + -? Microstrip (PCB) 7

Transmission Line Modes Even Mode Both signal conductors are driven with same voltage (referenced to 3 rd conductor) Vcomm = Veven = (Va+Vb)/2 Zcomm = Zeven / 2 Odd Mode Signal conductors are driven with equal and opposite voltages (referenced to virtual ground between conductors) Vdiff = Vodd * 2 = Va - Vb Zdiff = Zodd * 2 + + Ve Ze Ze Ve - - + - Vo - + Vo 8

Microstrip Electric/Magnetic Field Lines Even/Common Mode Magnetic Field Lines Electric Field Lines Vcc Field plot generated in Hyperlynx 9

Microstrip Electric/Magnetic Field Lines Odd/Differential Mode Virtual Ground Magnetic Field Lines Electric Field Lines Vcc Field plot generated in Hyperlynx 10

Electric/Magnetic Field Lines Symmetrical Stripline (Differential) Field plot generated in Hyperlynx 11

Electric/Magnetic Field Lines Asymmetrical Stripline (Differential) Field plot generated in Hyperlynx 12

Impact on Radiated EMI Experiment at 2012 IEEE EMC Symposium Dr. Tom Van Doren: Electromagnetic Field Containment Using the Principle of "Self-Shielding When geometric centroids of currents are coincident, fields cancel Example: twisted pair wiring reduces radiated EMI (assuming twist length is small compared to wavelength) Apply geometric centroid concept to differential pair Common mode radiates 13 + - - C + Differential Mode + + - Vc c Common Mode Electric Field Lines

Sources of Common Mode Signals Common Mode Noise is very difficult to avoid in real-world differential pairs Driver skew (IC+Package) Rise/fall time mismatch Also non-50% duty cycle Amplitude mismatch 14

Common Mode from Driver Skew Small amount of skew results in significant CM As little as 1% of bit width (UI) for skew can have significant EMI effects When Skew ~= Rise Time, CM amplitude ~= DM amplitude 15

0.6 Individual Channels of Differential Signal with Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 0.4 0.2 Voltage 0-0.2-0.4 Channel 1 No Skew 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps -0.6 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 Time (seconds) 16

0.6 Common Mode Voltage on Differential Pair Due to In-Pair Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 0.4 Amplitude (volts) 0.2 0.0-0.2-0.4 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps -0.6 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 3.5E-09 4.0E-09 4.5E-09 5.0E-09 Time (seconds) 17

Common Mode Voltage on Differential Pair Due to In-Pair Skew 2 Gb/s with 50 ps Rise and Fall Time (+/- 1.0 volts) 110 105 100 95 10 ps 20 ps 50 ps 100 ps 150 ps 200 ps Level (dbuv) 90 85 80 75 70 65 60 0.0E+00 1.0E+09 2.0E+09 3.0E+09 4.0E+09 5.0E+09 6.0E+09 7.0E+09 8.0E+09 9.0E+09 1.0E+10 Frequency (Hz) 18

Common Mode from Rise/Fall Time Mismatch Small amounts of mismatch create significant CM noise Cause: IC driver Transistor sizing, parasitics Process variation Cannot compensate on PCB 19

0.6 Example of Effect for Differential Signal with Rise/Fall Time Mismatch 2 Gb/s Square Wave (Rise/Fall = 50 & 100 ps) 0.4 Channel 1 Channel 2 T/R=50/100ps 0.2 Voltage 0-0.2-0.4-0.6 0.0E+00 2.0E-10 4.0E-10 6.0E-10 8.0E-10 1.0E-09 1.2E-09 1.4E-09 1.6E-09 1.8E-09 2.0E-09 Time (Seconds) 20

0.2 0.15 Common Mode Voltage on Differential Pair Due to Rise/Fall Time Mismatch 2 Gb/s with Differential Signal +/- 1.0 Volts T/R=50/100ps T/R=50/150ps T/R=50/200ps 0.1 0.05 Level (volts) 0-0.05-0.1-0.15-0.2 0 5E-10 1E-09 1.5E-09 2E-09 2.5E-09 3E-09 3.5E-09 4E-09 4.5E-09 5E-09 Time (seconds) 21

100 Common Mode Voltage on Differential Pair Due to Rise/Fall Time Mismatch 2 Gb/s with Differential Signal +/- 1.0 Volts 95 90 85 T/R=50/55ps T/R=50/100ps T/R=50/150ps T/R=50/200ps Level (dbuv) 80 75 70 65 60 55 50 0.0E+00 2.0E+09 4.0E+09 6.0E+09 8.0E+09 1.0E+10 Frequency (Hz) 22

Common Mode from Amplitude Mismatch A small mismatch can result in large harmonics in source spectrum Harmonics are additive with other sources of CM noise Causes Imbalance within IC 23

Common Mode Voltage on Differential Pair Due to Amplitude Mismatch Clock 2 Gb/s with (100 ps Rise/Fall Time) Nominal Differential Signal +/- 1.0 V 0.06 0.04 0.02 Amplitude (volts) 0.00-0.02-0.04 10 mv Mismatch 25 mv Mismatch 50 mv Mismatch 100 mv Mismatch 150 mv Mismatch -0.06 0.0E+00 5.0E-10 1.0E-09 1.5E-09 2.0E-09 2.5E-09 3.0E-09 3.5E-09 4.0E-09 4.5E-09 5.0E-09 Time (Seconds) 24

90 Common Mode Voltage on Differential Pair Due to Amplitude Mismatch Clock 2 Gb/s with (100 ps Rise/Fall Time) Nominal Differential Signal +/- 1.0 Volts 80 70 10 mv Mismatch 25 mv Mismatch 50 mv Mismatch 100 mv Mismatch 150 mv Mismatch Level (dbuv) 60 50 40 30 20 0.0E+00 1.0E+09 2.0E+09 3.0E+09 4.0E+09 5.0E+09 6.0E+09 7.0E+09 8.0E+09 9.0E+09 1.0E+10 Frequency (Hz) 25

PRBS Source Spectrum Real-World vs Theory Spectrum of Various Data Patterns Magnitude (dbuv) 100 90 80 70 60 PRBS7 PRBS15 PRBS31 Data Rate = 10 Gbps 50 40 0 5000 10000 15000 20000 25000 30000 35000 40000 26 Frequency (MHz)

Practical Takeaways Differential pairs will have CM noise on them Skew and Amplitude Mismatch create CM noise with odd harmonics of data rate 2 Gbps -> 1, 3, 5, 7, 9 GHz Rise/Fall Time Mismatch creates CM noise with even harmonics of data rate 2 Gbps -> 2, 4, 6, 8, 10 GHz 27

Amplitude (dbuv) 120 110 100 90 80 70 60 50 Frequency Domain Spectra for Clock Signals Clock Duty Cycle 50% Clock Duty Cycle 50% 120 110 Duty Cycle Effects on Spectral Content Frequency Domain Spectra for Clock Signals Clock Duty Cycle 50% Clock Duty Cycle 45% 40 10 9 10 10 Frequency (Hz) Data Rate = 4 Gbps 100 Rise/Fall Time = 50 ps Amplitude (dbuv) 90 80 70 60 50 40 10 9 10 10 Frequency (Hz) Amplitude (dbuv) 120 110 100 90 80 70 60 50 Frequency Domain Spectra for Clock Signals Clock Duty Cycle 50% Clock Duty Cycle 40% 28 40 10 9 10 10 Frequency (Hz)

Plot of Harmonic Amplitude Trends Spectral Content vs Duty Cycle Percentage 120 110 100 Harmonic Amplitude (dbuv) 90 80 70 60 50 1st Harmonic 2nd Harmonic 3rd Harmonic 4th Harmonic 5th Harmonic 6th Harmonic 40 30 20 40 41 42 43 44 45 46 47 48 49 50 29 Duty Cycle Percentage

Note about Even Harmonics Even harmonics can be caused by intentional differential signal with non- 50% duty cycle Non-50% duty cycle can be caused by rise/fall time mismatch Need to measure signals as singleended and look at both Vdiff and Vcomm 30

S-Parameter Primer Single-ended (unbalanced) Transfer function between ports S11,S22,S33,S44 = Return Loss (gray boxes) S13,S31,S24,S42 = Insertion Loss (green boxes) Example with 4 ports (2 input, 2 output) 1 3 Drv Rcv 1 1 S11 2 S12 3 S13 4 S14 2 4 2 S21 S22 S23 S24 3 S31 S32 S33 S34 4 S41 S42 S43 S44 31

S-Parameter Primer (2) Mixed-mode (balanced) Transfer function between balanced ports Example with 2 ports (1 input, 1 output), 2 transmission modes (DM and CM) Drv D1 D2 C1 C2 Rcv 1 2 D1 D2 Sdd11 Sdd21 Sdd12 Sdd22 Sdc11 Sdc21 Sdc12 Sdc22 C1 Scd11 Scd12 Scc11 Scc12 C2 Scd21 Scd22 Scc21 Scc22 32

S-Parameter Primer (3) 1 2 Drv D1 D2 C1 C2 Rcv D1 Sdd11 Sdd12 Sdc11 Sdc12 D2 Sdd21 Sdd22 Sdc21 Sdc22 C1 Scd11 Scd12 Scc11 Scc12 C2 Scd21 Scd22 Scc21 Scc22 How much of the differential signal driven at Port 1 is converted to CM signal by the time it reaches Port 2 1 Sdc11 Sdc21 Scc11 Scc21 =? Absorption, Multiple Reflection, Radiation 33

Sources of Mode Conversion Routing asymmetries cause in-pair skew Length mismatch Diff Pair near edge of reference plane Return via placement Weave effects in dielectric material Reference plane interruptions Line width variation Unequal stub lengths 34

Skew from Length Mismatch Turns add length to outside line Escapes from pin fields often require one line to be longer 35

Skew from Pair Near Edge of Reference Plane Extra Skew from Close Proximity to Plane Edge 1 cm Microstrip (5 mil wide, 3 mil height, 1/2 oz) 2 1.8 1.6 1.4 Skew (ps/cm) 1.2 1 0.8 0.6 0.4 0.2 36 0 0 5 10 15 20 25 Distance From Reference Plane Edge (mils)

18 Percentage of Unit Interval Additional Skew Created From Close Proximity to Edge of Ground-Reference Plane 16 14 % of UI 12 10 8 4 cm Micrstrip @ 1 trace width from edge 4 cm Micrstrip @ 2 trace width from edge 6 4 2 0 37 0 5 10 15 20 25 Date Rate (Gb/s)

Skew from Return Via Asymmetry Significant CM created! Top View Side View Signal Vias 50 mils GND Via Signal Vias GND Via 38

Differential to Single Ended Via Mode Conversion Due to GND Via Asymmetry (In Line) 10 mils between planes 0-20 -40 Transfer Function (db) -60-80 -100-120 50 mils 100 mils 200 mils 500 mils 1000 mils 2000 mils 3000 mils 50 mils w/ perfect symetry -140 1.0E+08 1.0E+09 1.0E+10 1.0E+11 Frequency (Hz) 39

40 Return Via Symmetry Effect Escape from SAS Connector

Top View of the Board: Different GND configurations GND @60 deg 20 mils GND @45 deg GND @30 deg GND @90 deg GND @75 deg SIG2 PORT 1+ / 2+ 20 mils GND @15 deg GND @00 deg 20 mils SIG1 PORT 1-/ 2- PORT 3 GND 1 1000 mils X 41

Asymmetric Ground Via Effects Frequency (Hz) 42

Asymmetry with Two GND Vias 43

44 Frequency (Hz)

Return Via Symmetry Effect Bus of Diff Pairs with DC Blocking Caps Mode Conversion (Scd21) no return vias on ends with return vias on ends Ch1 Ch1 45 K.J. Han, X. Gu, Y. Kwark, Z. Yu, D. Liu, B. Archambeault, S. Connor, J. Fan, Parametric Study on the Effect of Asymmetry in Multi-Channel Differential Signaling, in Proceedings of IEEE International Symposium on EMC 2011.

Skew from Weave Effects S+ S- Epoxy Fiber bundle Effective dielectric constant is different under S+ and S- Propagation velocities will vary Skew of 5-10 ps/in is common 46

Skew from Reference Plane Interruptions Antipads Split between power islands 47

Other Issues with Reference Plane Interruptions Where does CM return current flow? Lowers parasitic capacitance Improves differential insertion loss (Sdd21) Cutout area under DC blocking caps What about common mode (Scc11, Scc21)? 48

Radiation Mechanisms Cables Electrically long Weakness in outer shield or backshell connection causes problem Consider SE + Scd21 performance Connectors Many are longer than 1 (half wavelength between 5-6 GHz) Microstrip traces 49

EMC Design Options Common mode filtering Common mode choke coils work for lowerspeed interfaces Integrated magnetics in RJ-45 connectors Looking at planar EBG structure for higherspeed (5-10 GHz) signals Absorbing materials Absorption reduces radiation from cables Proper placement could add loss to even mode fields without affecting odd mode field 50

Common Mode Filtering - EBGs Ref.: Publications by F. De Paulis (L Aq) at DesignCon and IEEE EMCS 51

Model-to-Hardware Correlation (S-Parameters - 5.8-GHz EBG) 5.75 GHz 5.8 GHz 52 52

53 Absorbing Material on Cables

Absorbing Material near Differential Pairs Minimal impact to differential mode signal Some attenuation of common mode signal Magnetic Field Lines ag. Absorber Electric Field Lines Magnetic Field Lines Mag. Absorber Mag. Absorber Electric Field Lines Mag. Absorb 54 Vc c Common Mode Differential Mode

Summary The differential signals in our circuit boards, connectors, and cables all support even (common) mode transmission Driver skew, rise/fall time mismatch, and amplitude mismatch all create common mode noise on differential pairs Physical channel asymmetries create common mode noise through mode conversion Asymmetries must be eliminated when possible and be minimized when unavoidable Common mode noise radiates Need to assign CM noise budget to parts of system CM filtering and absorption are effective at reducing radiation from differential pairs 55