Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes

Similar documents
A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

SiNANO-NEREID Workshop:

Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates

NEW WIRELESS applications are emerging where

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A SWITCHED-CAPACITOR POWER AMPLIFIER FOR EER/POLAR TRANSMITTERS

ISSN:

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

/$ IEEE

VLSI Chip Design Project TSEK06

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

Design of Low Power Wake-up Receiver for Wireless Sensor Network

Design Of Low Power Cmos High Performance True Single Phase Clock Dual Modulus Prescaler

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

DESIGN OF CMOS BASED FM MODULATOR USING 90NM TECHNOLOGY ON CADENCE VIRTUOSO TOOL

High-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters

AN ENERGY EFFICIENT TRANSMITTER FOR WIRELESS MEDICAL APPLICATION

Session 3. CMOS RF IC Design Principles

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Available online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013

Low Cost Transmitter For A Repeater

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

Comparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology

Chapter 2 Analysis of Quantization Noise Reduction Techniques for Fractional-N PLL

Low Power Realization of Subthreshold Digital Logic Circuits using Body Bias Technique

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

CMOS RFIC ARCHITECTURES FOR IEEE NETWORKS

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

Enhancement of VCO linearity and phase noise by implementing frequency locked loop

A SiGe 6 Modulus Prescaler for a 60 GHz Frequency Synthesizer

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

ALTHOUGH zero-if and low-if architectures have been

Optimization of Digitally Controlled Oscillator with Low Power

A Low Phase Noise LC VCO for 6GHz

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop

Low Power Communication Circuits for WSN

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL

Extreme Temperature Invariant Circuitry Through Adaptive DC Body Biasing

Design of 2.4 GHz Oscillators In CMOS Technology

A 5.99 GHZ INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR FOR HIGH SPEED COMMUNICATIONS

A 14-bit 2.5 GS/s DAC based on Multi-Clock Synchronization. Hegang Hou*, Zongmin Wang, Ying Kong, Xinmang Peng, Haitao Guan, Jinhao Wang, Yan Ren

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications

A Novel Low Power, High Speed 14 Transistor CMOS Full Adder Cell with 50% Improvement in Threshold Loss Problem

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

DESIGN FOR LOW-POWER USING MULTI-PHASE AND MULTI- FREQUENCY CLOCKING

Abstract. Index terms- LC tank Voltage-controlled oscillator(vco),cmos,phase noise, supply voltage

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT

High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University

A 23 nw CMOS ULP Temperature Sensor Operational from 0.2 V

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

THE serial advanced technology attachment (SATA) is becoming

CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS

DESIGN OF GIGAHERTZ TUNING RANGE 5GHz LC DIGITALLY CONTROLLED OSCILLATOR IN 0.18 µm CMOS

DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit

A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS

Application Note AN51

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

DUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER

Designing of a 8-bits DAC in 0.35µm CMOS Technology For High Speed Communication Systems Application

Phase Locked Loop using VLSI Technology for Wireless Communication

Design of CMOS Phase Locked Loop

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

CLASS-C POWER AMPLIFIER DESIGN FOR GSM APPLICATION

Lecture 1, Introduction and Background

A VCO-based analog-to-digital converter with secondorder sigma-delta noise shaping

A RF Low Power 0.18-µm based CMOS Differential Ring Oscillator

Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2

VLSI Chip Design Project TSEK01

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

II. Previous Work. III. New 8T Adder Design

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

LINEARIZED CMOS HIGH EFFECIENCY CLASS-E RF POWER AMPLIFIER

The CYF115 transmitter solution is ideal for industrial and consumer applications where simplicity and form factor are important.

Fabricate a 2.4-GHz fractional-n synthesizer

AN X-BAND FREQUENCY AGILE SOURCE WITH EXTREMELY LOW PHASE NOISE FOR DOPPLER RADAR

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Wavedancer A new ultra low power ISM band transceiver RFIC

CMOS VCO DESIGN. Marin Hristov Hristov, Ivan Krasimirov Rashev, Dobromir Nikolov Arabadzhiev

Transcription:

Journal of Computer Science 5 (2): 140-145, 2009 ISSN 1549-3636 2009 Science Publications Comparative Studies on the Performance of Low Power Transmitters for Wireless Sensor Nodes 1 T. Sasilatha and 2 J. Raja 1 Anna University, Chennai-600 025, India 2 Department of Information, Sri Sivasubramaniya Nadar College of Engineering, Kalavakkam-603 110, Tamil Nadu, India Abstract: Problem statement: Power consumption was one of the most challenging aspects to design low power wireless sensor nodes. The objectives of the study were to (i) Design low voltage, low power transmitters for wireless sensor nodes and (ii) Compare and analyze the performance of the transmitters. Approach: The transmitters employed direct digital modulation scheme to reduce the power consumption of the sensor nodes. Emphasis was placed on observing device reliability constraints at low power to maximize the life time of the wireless sensor nodes. Results: The Amplitude Shift Keying (ASK) transmitter consumed a power of 400.104 µw from the 1.2 V supply. The Frequency Shift Keying (FSK) and Phase Shift Keying (PSK) transmitters consumed 520 µw and 5.2 mw respectively at 2.4 GHz. The transmitters suitable for low voltage, low power wireless sensor nodes were designed and implemented in technology Conclusion: The performances of the ASK, FSK and PSK transmitters were analyzed and were compared with the previously reported low power approaches operated in similar frequency ranges. Key words: Wireless micro sensor nodes, ASK, FSK, PSK, modulator, power amplifier, frequency synthesizer INTRODUCTION The emerging field of wireless sensor networks offers a rich, multi-disciplinary area of research, in which a variety of tools and concepts can be employed to address a diverse set of applications. The embedded nature of the applications and large number of nodes makes changing batteries impractical [1]. One of the major challenges in constructing such networks is to maintain long network lifetime. To achieve this goal low power research is concentrated in the wireless sensor networks. WSN consists of many distributed and disposable sensor nodes that require a highly integrated, low cost single chip transceiver with high energy efficiency. To consume less power it should work at a low duty cycle. The energy consumed by a transmitter is due to two sources. One part is due to RF signal generation which is mainly due to modulation and the other part is due to the electronic components needed for frequency synthesis, frequency conversions, power amplifiers, filters and so on. These costs are basically constant [2]. The focus of this research is the realization of a high performance, integrated transmitter in CMOS. Hence the performance of the low power transmitters are analyzed and the results are discussed based upon the results reported in the literature. Although the modulators using SOICMOS process has demonstrated excellent performances, the standard bulk CMOS process is still attractive for low cost applications. There were some standard bulk CMOS modulators reported in the literature [3-7]. In this study, we designed low power CMOS ASK, FSK and PSK transmitters at 2.4 GHz and the performances are compared with other existing transmitters operating in the similar frequency ranges. Several factors must be considered carefully when determining the modulation scheme of WSN. The most important factors are power efficiency, signal quality and the simplicity of the modulation and demodulation circuits used in the design. Normally BFSK modulation scheme simplifies the modulation and the detection circuit complexity. Depending upon the applications, the modulators are selected and used. The transmitters presented in this study have better power performance than the previous transmitters reported in the literature. Corresponding Author: T. Sasilatha, Anna University, Chennai-600 025, India 140

Architecture of low power transmitters: Directdigital modulation can dramatically reduce size, weight and power consumption of the transmitter, by eliminating the IF circuit and the up converter circuits used in heterodyne systems. Hence they are very much suitable for wireless sensor network applications. Figure 1 shows the transceiver in wireless sensor nodes. Simplified block diagram of a direct digital Transmitter is shown in the Fig. 2. Here depending upon the applications of the wireless sensor networks either ASK or FSK or PSK modulator must be selected. PLL based frequency synthesizer: The role of frequency synthesizer is to provide reference frequency for frequency translation. Phase noise and spurious tones are the two key parameters to measure the quality of a frequency synthesizer. A typical PLL based frequency synthesizer [8] is shown in Fig. 3. The synthesizer is capable of generating a large number of highly accurate output frequencies. A power hungry circuit is the voltage controlled oscillator. Though there are a number of VCO categories are available, because of the need for integrability, ring oscillator is very desirable in VLSI environments [9]. This configuration consumes less power of 0.322 µw when compared to other circuits. ASK modulator: As evidenced by (2), one way to increase the energy of communication is to reduce the transmit T ON -time of the radio. From [10,11], we see that the startup transient plays an important role in choosing a low power modulation scheme. Therefore ASK/FSK/PSK modulators are chosen and efforts are taken to reduce the power dissipation at circuit level. Also, the performance of these modulators are compared and the best modulator is selected depending upon the wireless sensor networks applications. Figure 4 shows the circuit of an ASK modulator [12]. The corresponding output is shown in Fig. 5. Fig. 3: Schematic of PLL based frequency synthesizer Fig. 1: Transceiver in wireless sensor nodes Fig. 4: ASK modulator Fig. 2: Direct digital transmitter 141 Fig. 5: Output of ASK modulator

Fig. 6: FSK modulator Fig. 8: PSK modulator The output frequency corresponding to logic 0 can be described by, f space = 1.45/(C(R 3 I I R 2 )+ 2R 4 ) (2) Fig. 7: Output of FSK modulator In this modulator, the wein bridge oscillator produces oscillation and the NMOS transistor acts as a switch. At 2.4 GHz, the modulator consumes a power of 200.104 µw. FSK modulator: Though the modulation schemes such as QAM and MSK are popular in modern communications and have different filtering requirements and characteristics, FSK modulators are generally suitable for low power sensor networks. Figure 6 shows the circuit of a FSK modulator. The output of the modulator has two frequencies. One corresponds to data 1 and the other corresponds to data 0, as shown in Fig. 7. At 2.4 GHz, the modulator consumes a power of 320 µw. The ON or OFF condition of the MOS transistor will depend upon the input signal. When the input signal is at logic 1 the output frequency can be found out from the equation, f mark =1.45/(C (R 3 +2R 4 )) (1) When the input signal is logic 0, transistor is turned ON. This reduces the charging time of capacitor C and increases the output frequency. Phase noise is the noise skirts that surround the carrier of any signal source. Due to amplitude limiting in oscillators, FSK is the dominant cause of phase noise. Phase noise is measured in dbc/hz. PSK modulator: In Phase-Shift Keying (PSK), the phase of a transmitted signal is varied to convey information. The state of each bit is determined according to the state of the preceding bit. If the phase of the wave does not change, then the signal state stays the same (0 or 1). If the phase of the wave changes by 180, that is if the phase reverses, then the signal state changes (from 0-1, or from 1-0). In Fig. 8, static logic is used to design the PSK modulator. Since the PSK modulators are bandwidth efficient, they are power hungry modulators. Figure 9 shows the output of the PSK modulator. Depending upon the data transition, signal state changes from 1-0 or from 0-1. Power amplifier: The schematic of a quasi complementary Class AB power amplifier which operates in class AB is shown in Fig. 10. Since PMOS transistors have limited current carrying capability, the complementary output stage is suitable only for delivering load power of the order of few hundred m watts or less. A composite transistor is a combination of PMOS and an NMOS transistor. This arrangement is called as quasi complementary output stage [13]. 142

Fig. 9: Output of PSK modulator Table 1: Simulated performance of the frequency synthesizer, ASK, FSK and PSK Transmitters at 27 C Vdd 1.2V Frequency synthesizer: Power consumed by the phase detector 14.438 µw with loop filter Power consumed by the VCO 0.322 µw Power consumed by the frequency divider 4.283 µw Total power consumed by the frequency 19.043µw synthesizer Tuning range of the synthesizer 10 MHz-2.4 GHz ASK transmitter: Power consumed by the ASK modulator 200.104 µw Power consumed by the power amplifier 200 µw Total power dissipation of the ASK 400.104 µw transmitter at 2.4 GHz Phase noise -110 dbc/hz FSK transmitter: Power consumed by the FSK modulator 320 µw Power consumed by the power amplifier 200 µw Total power dissipation of the FSK 520 µw transmitter at 2.4 GHz Phase noise -114 dbc/hz PSK transmitter: Power consumed by the PSK modulator 5 mw Power consumed by the power Amplifier 200 µw Total power dissipation of the PSK 5.2 mw transmitter at 2.4 GHz Phase noise -103 dbc/hz Fig. 10: Quasi complementary class AB power amplifier It consumes a power of 0.2 m watts at 2.4 GHz frequency. Usually power amplifier consumes much power when compared to other analog circuits. RESULTS In a typical sensor network, the transmitter sends out sporadic bursts of short data packets to neighboring sensor nodes (<10 m).the transmitter must exhibit fast response time and high efficiency [6]. The power dissipation in CMOS transmitter circuits consists of dynamic and static components. The dynamic power is proportional to V 2 dd and static power is proportional to V dd, lowering the supply voltage is one of the most effective ways to reduce power dissipation in CMOS circuits. From the golden equation [14] P = C L V 2 f, if the operating frequency and the supply voltage is reduced, 143 the power dissipation can be reduced much. The ASK/FSK/PSK transmitters designed here is implemented in technology. The simulation results are presented using the circuit simulator ORCAD 9.2. A summary of results are tabulated in Table 1. Table 2 shows the performance comparison of the various designs reported in the recent literature. DISCUSSION For this study the normalized energies at 1.2 V are considered for simulation and are extrapolated over a range of V DD using simulation model. The frequency synthesizer consumes 19.043 µw power. The ASK, FSK and PSK transmitters consume 400.104, 520 µw and 5.2 mw respectively at 2.4 GHz frequency. When compared to the previous results the three transmitters designed here provide better phase noise performance. The surface area of the ASK transmitter is 41.7 µm2 and for the FSK, it is 58.3 µm 2. The PSK transmitter occupies more area of 265.3 µm 2 when compared to the other two transmitters. The Layout of the transmitters are shown in Fig. 11a-c. For Wireless sensor nodes,

Table 2: Performance comparison of the transmitters available in the literature This work --------------------------------------- ---- Ref [3] [5] [6] [9] [12] [13] [15] ASK FSK PSK Vdd -- 2.3 1.8-1.2 V 2.5 V 2.6 V 1.2 V 1.2 V 1.2 V Tech 0.18 um 0.25 um 0.18 um 0.5 um 0.12 um 0.35 um 0.35 um 0.12 um 0.12 um 0.12 um CMOS CMOS CMOS CMOS CMOS Bi CMOS CMOS CMOS CMOS CMOS fvco [MHz] 540 6.5 GHz 2.4-2.5 GHz 900 2.4 GHz 900 900 2.4 GHz 2.4 GHz 2.4 GHz Phase noise -104-112 -93-92 -110-82 -88-110 -114-103 [dbc/hz]@ 10 khz Power [mw] 4.9 22 mw 8 mw 29 0.392 mw 17 18 0.4 0.52 5.2 mw Etc w/o DSM - - w/o VCO with VCO w/o VCO - - - - in order to accommodate large amount of circuitry in a small chip the dimension of the devices should be made smaller. CONCLUSION Fig. 11a: Layout of the ASK transmitter The ASK/FSK/PSK transmitters were implemented in technology. The ASK transmitter consumed 400.104 µw power from 1.2 V supply at 2.4 GHz frequency. The sensor nodes using ASK transmitters are suitable for noisy environmental conditions. The FSK transmitter consumed 520 µw power at the same frequency. These are suitable for long range WSN applications. The PSK transmitter consumed 5.2 mw at 2.4 GHz. Since PSK transmitters are BW efficient, power consumption is more when compared to the other type of transmitters. For such applications PSK transmitters are suitable. The transmitters can also be implemented using the advanced CMOS technologies at the expense of short channel effects such as velocity saturation, mobility degradation and drain-induced barrier-lowering. REFERENCES Fig. 11b: Layout of the FSK Transmitter Fig. 11c: Layout of the PSK Transmitter 144 1. Ammer and J. Rabaey, 2005. Low power synchronisation for wireless sensor network MODEMs. Proceedings of the IEEE Wireless Communications and Networking Conference, Mar. 13-17, New Orleans, Louisiana, USA., pp: 670-675. DOI: 10.1109/WCNC.2005.1424588 2. Karl, H. and A. Willig, 2005. Protocols and Architectures for Wireless Sensor Networks. The Atrium, Southern Gate, John Wiley and Sons Ltd, Chichester, West Sassex PO19 8SQ, England, ISBN: 0470095105, pp: 497. 3. Choi, H., S. Shin, Y. Ku, M, Jeong and K. Lee, 2003. A 4.9 mw 270 MHz CMOS frequency Synthesizer/FSK modulator. Proceeding of the IEEE Symposium on Radio Frequency Integrated Circuits, June 8-10, IEEE Xplore Press, USA., pp: 443-446. http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?tp=& arnumber=1213981&isnumber=27289

4. Melly, T. et al., 2001. An ultra low power uhf transceiver integrated in a standard digital cmos process transmitter. IEEE J. Solid State Circ., 36: 467-472. DOI: 10.1109/4.910485 5. Cho, S.H. et al., 2002. A 6.5 GHz CMOS FSK modulator for wireless sensor applications. Proceeding of the Symposium on Circuits Digest of Technical Papers, (VISL 02), IEEE Xplore Press, USA., pp: 182-185. DOI : 10.1109/VLSIC.2002.1015079 6. Dan Lei Yan Hui Teo et al., 2006. A low-power FSK modulator using fractional-n synthesizer for wireless sensor network application. Proceedings of the IEEE Symposium on Radio Frequency Integrated Circuits (RFIC), June 11-13, San Francisco, CA., pp: 184-187. DOI: 10.1109/RFIC.2006.1651121 7. Shuguang, H. et al., 2006. A 8.0-mw 1-mbps ask transmitter for wireless capsule endoscope applications. Proceedings of the IEEE Symposium on Radio Frequency Integrated Circuits, June 11-13, San Francisco, CA., pp: 252-255. DOI: 10.1109/Rfic.2006.1651138 8. Pierret, R.F., 1996. Semiconductor device fundamentals. 2nd Edn., Addison-Wesley, Reading, MA., pp: 792. 9. Rhee, W., B. Song and A. Ali, 2000. A 1.1-GHz CMOS fractional-n frequency synthesizer with a 3- b third-order Σ-modulator. IEEE J. Solid-State Circ., 35: 1453-1460. DOI: 10.1109/ ISSCC.2000.839747 10. Roy, K. and S.C. Prasad, 2000. Low Power CMOS VLSI Circuit Design. 1nd Edn., Wiley, New York, ISBN: 10: 047111488X, pp: 376. 11. Yeap, G.K., 1998. Practical Low Power Digital VLSI Design. Kindle Edn., Kluwer Academic Publishers, Norwell, MA., ISBN: 0792380096, pp: 233. 12. Sasilatha, T. and J. Raja, 2007. Design and analysis of a 1.2V, 2.4 GHz low power ASK transmitter for wireless micro sensor nodes. Proceedings of the IEEE Conference on Wireless Communication and Sensor Networks, Dec. 13-15, Allahabad, pp: 17-20. DOI: 10.1109/WCSN.2007.4475739 13. Rashid, M.H., 1999. Micro Electronic Circuits, Analysis and Design. PWS Publishing Compny, USA., ISBN:981-4040-30-4, pp: 990. 14. Hegazi, E. and A.A. Abidi, 2002. A 17mW transmitter and frequency synthesizer for 900MHz GSM fully integrated in 0.35 um CMOS. Proceeding of the Symposium on Circuits Digest of Technical Papers, (VLSI 02), IEEE Xplore Press, USA., pp: 234-237. DOI: 10.1109/VLSIC.2002.1015026 15. Rhee, W., B. Song and A. Ali, 2002. An 18-mW 2.5-GHz/900-MHz BiCMOS dual frequency synthesizer with <10-Hz RF carrier resolution. IEEE J. Solid-State Circ., 37: 515-520. DOI: 10.1109/4.991389 145