LD7516C 08/31/2016. Primary Side Quasi-Resonant Controller. Features. General Description. Applications. Typical Application REV.

Similar documents
LD7515L 8/5/2015. Primary Side Quasi-Resonant BJT Controller with CV/CC Operation. Features. General Description. Applications. Typical Application

LD7539H 12/24/2012. Green-Mode PWM Controller with BNO and OTP Protections. General Description. Features. Applications. Typical Application. Rev.

LD7513A 11/15/2013. Primary Side Quasi-Resonant BJT Controller with CV/CC Operation. Features. General Description. Applications. Typical Application

LD7830H 06/27/2012. High Power Factor Flyback LED Controller with HV Start-up. Features. General Description. Applications. Typical Application

Primary Side Control SMPS with Integrated MOSFET

GG6005. General Description. Features. Applications DIP-8A Primary Side Control SMPS with Integrated MOSFET

LD5718AC 09/22/2016. Primary-Side Quasi-Resonant Controller, Operating in CV/CC Mode. Features. General Description. Applications. Typical Application

LD /07/2015. Green-Mode PWM Controller with Variable Frequency and Brown IN/OUT Protections. Features. General Description.

CURRENT MODE PWM+PFM CONTROLLER WITH BUILT-IN HIGH VOLTAGE MOSFET

ORDER INFORMATION TO pin 320 ~ 340mV AMC7150DLF

LD5761B 04/27/2015. High Voltage with Two-Level Frequency. Green-Mode PWM Controller. General Description. Features. Applications. Typical Application

LD5760A 12/15/2016. High Voltage Green-Mode PWM Controller with BNO Function. Features. General Description. Applications. Typical Application REV.

AOZ7111. Critical Conduction Mode PFC Controller. Features. General Description. Applications. Typical Application AOZ7111

Version 2.1, 6 May 2011

Fixed-Frequency, 800V CoolSET in DS0-12 Package

Package. Applications

Control circuit for a Self-Oscillating Power Supply (SOPS) TDA8385

Synchronization of single-channel stepper motor drivers reduces noise and interference

HI-8585, HI ARINC 429 Line Driver PIN CONFIGURATION DESCRIPTION SUPPLY VOLTAGES FUNCTION TABLE FEATURES PIN DESCRIPTION TABLE

Fixed-Frequency, 650V CoolSET in DS0-12 Package


LD7536R 05/11/2010. Green-Mode PWM Controller with Frequency Swapping and Integrated Protections. General Description. Features.

F3 PWM controller ICE3AS03LJG. Off-Line SMPS Current Mode Controller with integrated 500V Startup Cell ( Latched and frequency jitter Mode )

LD7536E 5/28/2012. Green-Mode PWM Controller with Frequency Swapping and Integrated Protections. General Description. Features.

CoolSET -F3R80 ICE3AR4780CJZ. Off-Line SMPS Current Mode Controller with integrated 800V CoolMOS and Startup cell (brownout & CCM) in DIP-7

CoolSET -F3 ICE3A1065ELJ. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup Cell (Latched and frequency jitter Mode)

Design of Power Factor Correction Circuit Using AP1662

CoolSET -F3R ICE3BR4765J. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DIP-8

Ultracompact 6-Channel Backlight and Flash/Torch White LED Driver

M2 3 Introduction to Switching Regulators. 1. What is a switching power supply? 2. What types of switchers are available?

CoolSET -F3R ICE3BR1765J. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DIP-8

LED System Driver IC ICLS8023Z. Data Sheet. Industrial & Multimarket

LD /15/2011. Green-Mode PWM Controller with Frequency Swapping and Integrated Protections. Features. General Description.

N e v e r s t o p t h i n k i n g.

CoolSET -F3R ICE3RBR4765JZ. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DIP-7

CoolSET -F3R ICE3BR4765JG. Off-Line SMPS Current Mode Controller with integrated 650V CoolMOS and Startup cell (frequency jitter Mode) in DSO-16

Excellent Integrated System Limited

Application Note 5324

Discontinued Product

Solid-state Multi-functional Timer

CoolSET F3R80 ICE3AR0680VJZ

Step Down Voltage Regulator with Reset TLE 6365

VIPer12ADIP / VIPer12AS

Discontinued Product

PWM-FF IC ICE2AS01/S01G ICE2BS01/S01G. Off-Line SMPS Current Mode Controller. Power Management & Supply. Datasheet, Version 2.

LD /10/2016. Green-Mode PWM Controller with Frequency Swapping and Integrated Protections. General Description. Features.

TEA2019 CURRENT MODE SWITCHING POWER SUPPLY CONTROL CIRCUIT DIRECT DRIVE OF THE EXTERNAL SWITCHING TRANSISTOR POSITIVE AND NEGATIVE OUTPUT CUR-

LD7790 6/11/2015. Transition-Mode PFC and Quasi-Resonant Current Mode PWM Controller. Features. General Description. Applications. Typical Application

LD7523 6/16/2009. Smart Green-Mode PWM Controller with Multiple Protections. General Description. Features. Applications. Typical Application REV: 00

Quasi-Resonant Controller

A8502 Wide Input Voltage Range, High Efficiency Fault Tolerant LED Driver

Preliminary GR1230R. Multi-Mode PWM Controller with Integrated Protections. Features. Description. Applications. Typical Application Information

LD7552B 1/2/2008. Green-Mode PWM Controller with Integrated Protections. General Description. Features. Applications. Typical Application. Rev.

PI90LV9637. LVDS High-Speed Differential Line Receivers. Features. Description. Applications PI90LV9637

LD /8/2013. Green-Mode PWM Controller with Frequency Swapping and Integrated Protections. General Description. Features.

NCP1239. Fixed Frequency Current Mode Controller for Flyback Converter

P r e l i m i n a r y D a t a ICE2AS01. Off-Line SMPS Current Mode Controller. Power Management & Supply. Datasheet, Version 2.

COMP VFF TIME OUT OFF2 LOW CLAMP & DISABLE LINE VOLTAGE FEEDFORWARD. Ref erence voltages Internal supply. Vth. 400 ua 5.7V BURST-MODE R Q S

EXPERIMENT #4 AM MODULATOR AND POWER AMPLIFIER

DATA SHEET. 1N914; 1N916 High-speed diodes DISCRETE SEMICONDUCTORS Sep 03

LD /14/2013. Green-Mode PWM Controller with HV Start-Up Circuit and Soft Start time Adjustment. Features. General Description.

A6211 Constant-Current 3-Ampere PWM Dimmable Buck Regulator LED Driver

LD7752B 6/11/2013. Green-Mode PWM Controller with HV Start-Up Circuit and Soft Start time Adjustment. Features. General Description.

Programmable DC Electronic Loads 8600 Series

LD /01/2013. Boost Controller for LED Backlight. General Description. Features. Applications. Typical Application REV: 00

Solid-state Timer H3CT

LD5857 4/15/2014. Boost Controller for LED Backlight. General Description. Features. Applications. Typical Application REV: 00

MX6895BETR. -550V Full Bridge Gate Driver INTEGRATED CIRCUITS DIVISION. Features. Description. Applications. Ordering Information

PROFET BTS 736 L2. Smart High-Side Power Switch Two Channels: 2 x 40mΩ Status Feedback

COMP VFF TIME OUT OFF2 LOW CLAMP & DISABLE LINE VOLTAGE FEEDFORWARD. Ref erence voltages Internal supply. Vth. 400 ua 5.7V BURST-MODE R Q S

LD9704R 03/15/2017. Green-Mode PWM Controller with Frequency Swapping with protections and MOSFET Integrated. General Description.

Preliminary GR9210RL. Multi-Mode PWM Power Switch with Primary-Side Feedback. Features. Description. Applications. Typical Application Information

AK8777B. Overview. Features

EE 40 Final Project Basic Circuit

Infineon Power LED Driver TLD5045EJ. Datasheet. Automotive Power. 700mA High Integration - DC/DC Step- Down Converter. Rev. 1.

Connection. Input II EEx ia IIC without SC red. Composition

General data 8/91. Overview

LD7550-B. Green-Mode PWM Controller. General Description. Features. Applications. Typical Application 01/03/2005 LD7550-B

Smart High-Side Power Switch Two Channels: 2 x 30mΩ Current Sense

Programmable DC Electronic Load 8600 Series

Application Note AN-1083

functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied.

LD7830 VSEN GND ISEN COMP

CoolSET -F3 (Jitter Version)

PRM and VTM Parallel Array Operation

MOSFET Integrated Smart LED Lamp Driver IC with PFC Function

Explanation of Maximum Ratings and Characteristics for Thyristors

LD5536 7/16/2015. Green-Mode PWM Controller with Frequency Swapping. and Integrated Protections. General Description. Features.

Programmable DC Electronic Loads 8600 Series

The ramp is normally enabled but can be selectively disabled by suitable wiring to an external switch.

MP103 EasyPower TM. Higher Power Offline Inductor-Less Regulator For Low Power Applications DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION

LD7552. Green-Mode PWM Controller. Features. General Description. Applications. Typical Application 2/21/2005

4 20mA Interface-IC AM462 for industrial µ-processor applications

LD7577 1/15/2009. High Voltage Green-Mode PWM Controller with Brown-Out Protection. General Description. Features. Applications. Typical Application

Obsolete Product(s) - Obsolete Product(s)

SEMICONDUCTOR TECHNICAL DATA KIA3820F/FK. Gate Pulse Modulator. FLP-8. MAXIMUM RATING (Ta=25 ) LINE - UP. MARKING (US8 Package) US8

Table of Contents. 3.0 SMPS Topologies. For Further Research. 3.1 Basic Components. 3.2 Buck (Step Down) 3.3 Boost (Step Up) 3.4 Inverter (Buck/Boost)

A1 K. 12V rms. 230V rms. 2 Full Wave Rectifier. Fig. 2.1: FWR with Transformer. Fig. 2.2: Transformer. Aim: To Design and setup a full wave rectifier.

VCC. UVLO internal bias & Vref. Vref OK. PWM Comparator. + + Ramp from Oscillator GND

A8508 Wide Input Voltage Range, High Efficiency 8-Channel Fault Tolerant LED Driver

Transcription:

REV. 01 General Descripion Primary ide Quasi-Resonan Conroller The is an excellen primary side feedback MO conroller wih CV/CC operaion, inegraed wih several funcions of proecions. I minimizes he componen couns and is available in a iny OT-26 package. Those make i an ideal design for low cos applicaions. I provides funcions of ulra-low sarup curren, green-mode power-saving operaion and leading-edge blanking of he curren sensing. Also, he feaures Inernal OTP (Over Temperaure Proecion) and OVP (Over Volage Proecion) o preven he circui from being damaged due o abnormal condiions. In mos cases, he power supply wih primary-side feedback conroller would accompany wih some serious load regulaion effec. To deal wih his problem, he consiss of dedicaed load regulaion compensaion circui o enhance is performance. Typical Applicaion Operaing in CV/CC Mode Feaures Primary-ide Feedback Conrol wih Quasi-Resonan Operaion 120mA/-200mA unbalanced MO driving capabiliy Consan Volage wihin 5% Buil-In Adjusable Load Regulaion Compensaion Consan Curren Conrol Ulra-Low arup Curren (<1.5A) 0.65mA Low Operaing Curren a Ligh Load 75 khz Maximum wiching Frequency. Curren Mode Conrol Green Mode Conrol Improve Efficiency LEB (Leading-Edge Blanking) on Pin Buil-in of ar VCC OVP (Over Volage Proecion) Pin Open/hor Proecion Inernal OTP (Over Temperaure Proecion) Applicaions Mobile Phone Adaper Lower Power AC/DC Adaper AC Inpu EMI Filer DC Oupu COMP VCC GND -D-01 Augus 2016 1

Pin Configuraion OT-26 (TOP VIEW) COMP 6 5 4 16C YWP pp 1 2 3 VCC GND YY, Y : Year code (D: 2004, E: 2005..) WW, W : Week code PP : Producion code P16C : Ordering Informaion Par number Package Top Mark hipping GL OT-26 YWP/16C 3000 / ape & reel The is ROH complian/green Packaged Proecion Mode Pin Descripions Par number VCC_OVP _UVP OTP(Inernal) Auo-Resar Auo-Resar Auo-Resar PIN NAME FUNCTION 1 VCC upply volage pin. 2 GND Ground. 3 Auxiliary volage sense and Quasi Resonan deecion. 4 Curren sense pin, connec o sense he wich curren. 5 COMP Oupu of he error amplifier for volage compensaion. 6 Gae drive oupu o drive he exernal MO wich. -D-01 Augus 2016 2

Block Diagram VCC UVLO On/Off VCC OVP LDO PG Proecion Gae Driver Ou Inernal upply Max. Fsw and Green Mode PWM Logic Proecion COMP Load Compensaion Vref GM V COMP CV Conrol V COMP /H UVP Proecion CC compensaion QRD CC Conrol Open Proecion LEB + - In. OTP GND -D-01 Augus 2016 3

Absolue Maximum Raings upply Volage VCC, -0.3V ~ 40V -0.3V ~ VCC+0.3V COMP,, -0.3V ~ 4.0V (AC curren 3mA) -0.7V ~ 4.0V Maximum Juncion Temperaure 150C orage Temperaure Range -65C o 150C Package Thermal Resisance (OT-26, θ JA) 200C/W Power Dissipaion (OT-26, a Ambien Temperaure = 85C) 200mW Lead emperaure (oldering, 10sec) 260C ED Volage Proecion, Human Body Model 2.5 KV ED Volage Proecion, Machine Model 250 V Cauion: ress exceeding Maximum Raings may damage he device. Maximum Raings are sress raings only. Funcional operaion above he Recommended Operaing Condiions is no implied. Exended exposure o sress above Recommended Operaing Condiions may affec device reliabiliy Recommended Operaing Condiions Iem Min. Max. Uni Operaing Juncion Temperaure -40 125 C upply VCC Volage 8.5 17 V VCC Capacior 4.7 10 F ar-up resisor Value (AC ide, Half Wave) 1M 6.6M Comp Pin Capacior 470 4700 pf Noe: 1. I s essenial o connec VCC pin wih a MD ceramic capacior (0.1F~0.47F) o filer ou he undesired swiching noise for sable operaion. This capacior should be placed close o IC pin as possible 2. Connecing a capacior o COMP pin is also essenial o filer ou he undesired swiching noise for sable operaion. 3. The small signal componens should be placed close o IC pin as possible. -D-01 Augus 2016 4

Elecrical Characerisics (T A = +25C unless oherwise saed, V CC =12.0V) PARAMETER CONDITION YM. MIN TYP MAX UNIT upply Volage (Vcc Pin) arup Curren VCC=UVLO-ON-0.05V I CC_T 0.14 1.0 1.5 A Operaing Curren V COMP=0V, =open, =2V I CC_OP2 0.55 0.65 0.75 ma OVP/ UVP ripped, =0V I CC_OPA 0.37 0.50 0.62 ma UVLO (off) V CC_OFF 5.5 6.0 6.5 V UVLO (on) V CC_ON 14 15 16 V Vcc OVP Level V CC_OVP 27 29 31 V Error Amplifier (COMP pin) Reference Volage, V REF V REF 0.98 1.00 1.02 V Oupu ink Curren V = 1.3V, V COMP=2V* I COMP_INK2 10 A Oupu ource Curren V = 0.7V, V COMP=2V* I COMP_OURCE2 10 A Load Compensaion Curren V COMP=2.5V I LOAD_COMP 16 20 24 A Curren ensing ( Pin) Maximum Inpu Volage V _MAX 0.74 0.80 0.85 V Minimum V -OFF V COMP < 0.45V V _MIN 70 100 130 mv Leading Edge Blanking Time * T LEB 310 430 550 ns CC Compensaion Curren V COMP>0.9V I CC 300 A Oscillaor for wiching Frequency Maximum Frequency F W_MAX 65 75 85 khz Green Mode Frequency * F W_GREEN 25 khz Minimum Frequency F W_MIN 0.5 0.70 0.89 khz Maximum On Time T ON_MAX 18 s Feedback (Quasi Resonan Deecion, Pin) QRD Trip Level * V QRD 150 mv Hyseresis * V QRD_HY 50 mv Under Volage Proecion (UVP, Pin) Under Volage Level V _UVP 0.50 0.65 V UVP Delay Time A sar-up* T D_UVP_ 20 ms On Chip OTP (Over Temperaure) OTP Level * T INOTP 140 C OTP Hyseresis * T INOTP_HY 15 C *: Guaraneed by design. -D-01 Augus 2016 5

Typical Performance Characerisics 17.0 8.0 16.0 7.0 VCC-ON (V) 15.0 14.0 VCC-OFF (V) 6.0 5.0 13.0 4.0 12.0 Temperaure (C) Fig. 1 UVLO (on) vs. Temperaure 3.0-40 0 40 Temperaure (C) 80 120 125 Fig. 2 UVLO (off ) vs. Temperaure 2.0 86 1.5 80 ICC-T (A) 1.0 0.5 FW-MAX (KHz) 75 70 0.0 65 Temperaure (C) Fig. 3 arup Curren vs. Temperaure 60-40 0 40 80 120 125 Temperaure (C) Fig. 4 Max Frequency vs. Temperaure 29 0.9 27 0.8 FW-GREEN (KHz) 25 23 FW-MIN (KHz) 0.7 0.6 21 0.5 19 Temperaure (C) 0.4 Temperaure (C) Fig. 5 Green Mode Frequency vs. Temperaure Fig. 6 Min Frequency vs. Temperaure -D-01 Augus 2016 6

Y Axis Tile 15 12 12 99 1.02 66 3 3 0-40 0-20 0 20 40 60 80 100 120-40 -20 0 20 40 X Axis Tile 60 80 100 120 X Axis Tile 30 1.01 25 VREF (V) 1.00.0.99 ILoad Comp (A) 20 15 10 0.98 5 0.97 Temperaure (C) 0 Temperaure (C) Fig. 7 Reference Volage vs. Temperaure Fig. 8 Load Compensaion vs. Temperaure 0.84 31 0.82 30 V-MAX (V) 0.80 0.78 VCC-OVP (V) 29 28 0.76 27 0.74 Temperaure (C) Fig. 9 V (off) vs. Temperaure 26 Temperaure (C) Fig. 10 VCC OVP vs. Temperaure -D-01 Augus 2016 7

Applicaion Informaion Operaion Overview The is an excellen primary side feedback conroller wih Quasi-Resonan operaion o provide high efficiency. The removes he need for secondary feedback circuis while achieving excellen line and load regulaion. I mees he green-power requiremen and is inended for he use in hose modern swiching power suppliers and linear adapors ha demand higher power efficiency and power-saving. I inegraes wih more funcions o reduce he exernal componens couns and he size. Major feaures are described as below. Under Volage Lockou (UVLO) An UVLO comparaor is implemened in i o deec he volage across VCC pin. I would assure he supply volage enough o urn on he and furher o drive he power MO. As shown in Fig. 11, a hyseresis is buil in o preven shudown from volage dip during sarup. arup Curren and arup Circui The ypical sarup circui o generae VCC of he is shown in Fig. 12. A sarup ransien, he VCC is below he UVLO(on) hreshold, so here s no pulse delivered ou from o drive he power MO. Therefore, he curren hrough R1 will be used o charge he capacior C1. Unil he VCC is fully charged o deliver he drive-ou signal, he auxiliary winding of he ransformer will provide supply curren. Lower sarup curren requiremen on he PWM conroller will help o increase he value of R1 and hen reduce he power consumpion on R1. By using CMO process and some unique circui design, he requires only 1.9A max o sar up. Higher resisance of R1 will spend much more ime o sar up. The user is recommended o selec proper value of R1 and C1 o opimize he power consumpion and sarup ime. UVLO(on) Vcc AC Inpu EMI Filer UVLO(off) Cbulk D1 R1 C1 I(Vcc) operaing curren (~ ma) VCC sarup curren (~µa) GND Fig. 11 Fig. 12 -D-01 Augus 2016 8

Principle of CV Operaion V IN In he DCM flyback converer, i can sense he oupu Np Ns volage from auxiliary winding. samples he auxiliary winding on he primary-side o regulae he Na oupu volage, as shown in he Fig. 13. The volage induced in he auxiliary winding is a reflecion of he secondary winding volage while he MO is in off sae. Via a resisor divider conneced beween he auxiliary winding and pin, he auxiliary volage is sampled afer he sample delay ime which is defined as 30~50% of Ra Rb V REF + - /H COMP Driver secondary curren discharge ime from previous cycle. And will be hold unil he nex sampling period. The Fig. 13 sampled volage is compared wih an inernal reference V REF (1.0V) and he error will be amplified. The error amplifier oupu COMP reflecs he load condiion and V D The overshoo here is minor conrols he duy cycle o regulae he oupu volage, hus consan oupu volage can be achieved. The oupu volage is given as: V Ra Ns 1.0V (1 )( ) Rb Na V F V D Fig.14 Where V F indicaes he drop volage of he oupu diode, Ra and Rb are op and boom feedback resisor value, Ns and Na are he urns of ransformer secondary and auxiliary. The undershoo would make he sample error. In case ha he oupu volage is sensed hrough he auxiliary winding; he leakage inducance will induce ringing o affec oupu regulaion. To opimize he collecor volage clamp circui will minimize he high frequency ringing and achieve he bes regulaion. Fig. 14 VIN Na Fig.15 R Np Ns shows he desired collecor volage waveform in compare o hose wih large undershoo due o leakage inducance induced ring (Fig. 15). The ringing may make he sample error and cause poor performance for oupu volage Ra COMP regulaion. A proper selecion for resisor R, in series Rb wih he clamp diode, may reduce any large undershoo, as shown in Fig. 16. Fig.16 -D-01 Augus 2016 9

Load Regulaion Compensaion is implemened wih load regulaion compensaion o compensae he cable volage drop and o achieve a beer volage regulaion. The offse volage across is produced by he inernal sink curren source during he sampling period. The inernal sink curren source is proporional o he value of V COMP o compensae he cable loss as shown in Fig. 17. o, he offse volage will decrease as he V COMP decreases from full-load o no-load. I is programmable by adjusing he resisance of he volage divider o compensae he drop for cable lines used in various condiions. The equaion of inernal sink curren is shown as: I Load_COMP (V COMP 0.45) 9.75( A) The compensaion curren versus V COMP is shown as: 20 I Load_COMP (ma ) 0 0.45 2.5 Fig. 17 Quasi-Resonan Mode Deecion V COMP (V) The employs quasi-resonan (QR) swiching scheme o swich in valley-mode eiher in CV or CC operaion. This will grealy reduce he swiching loss and he raio dv/d in he enire operaing range for he power supply. Fig. 18 shows he ypical QR deecion block. The QR deecion block will deec auxiliary winding signal o drive MO as pin volage drops o 0.15V. The QR comparaor will no acivae if pin volage remains above 0.2V. Naux Ra Rb 1.0V ample and Hold 0.15/0.2 V Max. Frequency & Green Mode GM VCOMP Error Amplifier /H Buffer 2R R Load Compensaion QRD QRD Muli-Mode Operaion Blanking Time QRD Time-Ou 2 Time-Ou 1 Fig. 18 C.C. 1V PWM Turn-on Turn-off Leading Edge Blanking The is a QR conroller operaing in muli-modes. The conroller changes operaion modes according o line volage and load condiions. A heavy-load (V COMP>1.6V, Fig. 19), here migh be wo siuaions o mee. If he sysem AC inpu is in low line, he will urn on in firs valley. If in high line, he swiching frequency will increase ill over he limi of 75 khz and skip he firs valley o urn on in 2 nd, 3 rd.valley. The swiching frequency would vary depending on he line volage and he load condiions when he sysem is operaed in QR mode. A medium or ligh load condiions (0.7V<V COMP<1.2V), he frequency clamp is reduced o 25 khz maximum. However, he characerisic in valley swiching behaves well wihou problem in his condiion. The will urn on in 4 h, 5 h. valley. Tha is, when he load decreases, he sysem will auomaically skip some valleys and he swiching frequency is herefore reduced. A smooh frequency fold-back and high power efficiency are hen achieved. A zero load or very ligh load condiions (V COMP<0.3V), he sysem operaes in minimum frequency for power saving. The sysem modulaes he frequency according o he load and V COMP condiions. R Q -D-01 Augus 2016 10

fs 75kHz VIN Np Ns 0.7kHz 25kHz Green Mode 0.3V 0.7V 1.2V 1.6V Disconinuous wih valley swiching (2 nd,3 rd,4 h... Valley) Quasi Resonan (Firs Valley) Vcomp Fig. 19 Curren ensing and Leading-edge Blanking The ypical curren mode of PWM conroller feedbacks boh curren signal and volage signal o close he conrol loop and achieve regulaion. As shown in Fig. 20, he deecs he primary MO curren from he pin, which is no only for he peak curren mode conrol bu also for he pulse-by-pulse curren limi. The maximum volage hreshold of he curren sensing pin is se a 0.8V. From above, he MO peak curren can be obained from below. I PEAK(MAX) 0.8V R A leading-edge blanking (LEB) ime is included in he inpu of pin o preven he false-rigger from he urn-on curren spike. delivers more consan curren a high inpu volage han a low inpu volage. To compensae i, an offse volage is added o he R signal by an inernal curren source (I CC) and an exernal resisor (R 1) in series beween he sense resisor (Rs) and he pin, By selecing a proper value of he resisor in series wih he pin, he amoun of compensaion can be adjused. The value of I CC (300 μ A) depends on he COMP volage(v COMP>1.2V). The equaion of I CC (300μA) is decreased as: V V 300A R ) ( 1 Ra Rb Na COMP V Fig. 20 Principle of C.C. Operaion R1 V R LEB ime The primary side conrol scheme is applied o eliminae secondary feedback circui or opo-coupler, which will reduce he sysem cos. The swiching waveforms are shown in Fig. 21. The oupu curren Io can be expressed as: 1 i Io 2,PK 1 N 2 N P 1 N 2 N P T T i DI P,PK V R T Ts DI T T The primary peak curren (i P,PK), inducor curren discharge ime (T DI) and swiching period (T ) can be deeced by he IC. The raio of V *T DI/T will be modulaed as a consan (V *T DI/T =1/3). o ha I O can be obained as Io 1 2 1 2 N N N N P P V R 1 R 1 3 DI T T However his is an approximae equaion. The user may fine-une i according o he experimen resul. DI -D-01 Augus 2016 11

Ou UVP funcion in is an auo-recovery ype i P T ON T i P,PK T DI proecion. The Fig. 23 shows is operaion. During he sof sar period, he UVP is disabled. To avoid oupu over volage in sof sar period. The Fig. 24 shows he operaion. While is shor o GND, pin keeps in zero volage level. If canno deec any volage signal over i,pk i 0.15V in he beginning of sof sar period, hen he sof sar will urn o generae a driving signal every 4ms unil Fig. 21 UVP delay o shu down IC and auo recovery. OVP (Over Volage Proecion) on Vcc Auo Recovery Vcc is implemened wih OVP funcion hrough Vcc. As he Vcc volage rises over he OVP hreshold volage, UVLO(on) UVLO(off) he oupu drive circui will be shu off simulaneously hus o sop he swiching of he power MO unil he nex UVLO(on) arrives. The Vcc OVP funcion of is UVP Tripped an auo-recovery ype proecion. The Fig. 22 shows is UVP Level operaion. Tha is, if he OVP condiion is removed, i will resume o normal oupu volage and Vcc level in normal condiion. UVP Delay Time of ar + UVP Delay Time VCC OVP Level OVP Tripped wiching Non-wiching wiching UVLO(on) UVLO(off) Fig. 23 Vcc UVLO(on) UVLO(off) wiching Non-wiching Fig. 22 wiching hor Level hor Under Volage Proecion ( UVP) & hor Circui Proecion Auo Recovery of ar + UVP Delay Time Non- wiching is implemened wih an UVP funcion over pin. If he volage falls below UVP level over he delay ime, he proecion will be acivaed o sop he swiching of he power MO unil he nex UVLO(on) arrives. The Fig. 24 -D-01 Augus 2016 12

Package Informaion OT-26 ymbol Dimension in Millimeers Dimensions in Inches Min Max Min Max A 2.692 3.099 0.106 0.122 B 1.397 1.803 0.055 0.071 C ------- 1.450 ------- 0.057 D 0.300 0.500 0.012 0.020 F 0.95 TYP 0.037 TYP H 0.080 0.254 0.003 0.010 I 0.050 0.150 0.002 0.006 J 2.600 3.000 0.102 0.118 M 0.300 0.600 0.012 0.024 θ 0 10 0 10 Imporan Noice Leadrend Technology Corp. reserves he righ o make changes or correcions o is producs a any ime wihou noice. Cusomers should verify he daashees are curren and complee before placing order. -D-01 Augus 2016 13

Revision Hisory REV. Dae Change Noice 00 06/05/2015 Original pecificaion. 01 1. Modified I LOAD_COMP (was I ) es condiion from V COMP=3.0V o 2.5V, and revise he applicaion noe I LOAD_COMP equaion and V COMP V I LOAD_COMP curve (Fig.17), due o mark error. The field ess sill he same. 2. Modified F W_MIN from 0.56 khz o 0.5 khz, due o mark error. The field ess sill he same. -D-01 Augus 2016 14