Phy 335, Unit 4 Transistors and transistor circuits (part one)

Similar documents
Field Effect Transistors

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Lecture 3: Transistors

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

Chapter 8: Field Effect Transistors

Lab 5: FET circuits. 5.1 FET Characteristics

4 Transistors. 4.1 IV Relations

UNIT I - TRANSISTOR BIAS STABILITY

Midterm 2 Exam. Max: 90 Points

Gechstudentszone.wordpress.com

Chapter 8. Field Effect Transistor

Field Effect Transistors (npn)

Federal Urdu University of Arts, Science & Technology Islamabad Pakistan THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB

The Field Effect Transistor

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

BJT Amplifier. Superposition principle (linear amplifier)

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

Radio Frequency Electronics

Roll No. B.Tech. SEM I (CS-11, 12; ME-11, 12, 13, & 14) MID SEMESTER EXAMINATION, ELECTRONICS ENGINEERING (EEC-101)

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

Chapter 8: Field Effect Transistors

UNIT 4 BIASING AND STABILIZATION

ECE 310L : LAB 9. Fall 2012 (Hay)

(a) Current-controlled and (b) voltage-controlled amplifiers.

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

E84 Lab 3: Transistor

UNIT 3: FIELD EFFECT TRANSISTORS

Physics 481 Experiment 3

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

AE103 ELECTRONIC DEVICES & CIRCUITS DEC 2014

I E I C since I B is very small

Lab 9: Operational amplifiers II (version 1.5)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013)

Field - Effect Transistor

55:041 Electronic Circuits

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

Homework Assignment 12

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

Paper-1 (Circuit Analysis) UNIT-I

Three Terminal Devices

LABORATORY #3 QUARTZ CRYSTAL OSCILLATOR DESIGN

PHYS225 Lecture 6. Electronic Circuits

Exam Write down one phrase/sentence that describes the purpose of the diodes and constant current source in the amplifier below.

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

SAMPLE FINAL EXAMINATION FALL TERM

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

FET, BJT, OpAmp Guide

ITT Technical Institute. ET215 Devices 1. Chapter

Homework Assignment 10

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved.

The Common Source JFET Amplifier

Experiment 5 Single-Stage MOS Amplifiers

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

EEE118: Electronic Devices and Circuits

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

E B C. Two-Terminal Behavior (For testing only!) TO-92 Case Circuit Symbol

2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS

Electronics EECE2412 Spring 2017 Exam #2

University of North Carolina, Charlotte Department of Electrical and Computer Engineering ECGR 3157 EE Design II Fall 2009


Lecture - 18 Transistors

Electronics Lab. (EE21338)

Prof. Anyes Taffard. Physics 120/220. Diode Transistor

Lab 1 - Revisited. Oscilloscope demo IAP Lecture 2 1

Final Exam: Electronics 323 December 14, 2010

EE105 Fall 2015 Microelectronic Devices and Circuits

Homework Assignment 07

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

EXPERIMENT 12: SIMULATION STUDY OF DIFFERENT BIASING CIRCUITS USING NPN BJT

Experiment No. 9 DESIGN AND CHARACTERISTICS OF COMMON BASE AND COMMON COLLECTOR AMPLIFIERS

Homework Assignment 06

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Prelab 6: Biasing Circuitry

Homework Assignment 07

5.25Chapter V Problem Set

55:041 Electronic Circuits

ELC224 Final Review (12/10/2009) Name:

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

ECE 3274 MOSFET CD Amplifier Project

Homework Assignment 11

Electronic PRINCIPLES

UNIT I BIASING OF DISCRETE BJT AND MOSFET PART A

55:041 Electronic Circuits The University of Iowa Fall Exam 1 Solution

R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)

The MOSFET can be easily damaged by static electricity, so careful handling is important.

Each question is worth 2 points, except for problem 3, where each question is worth 5 points.

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

JFET Noise. Figure 1: JFET noise equivalent circuit. is the mean-square thermal drain noise current and i 2 fd

Experiment 8 Frequency Response

DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE MASSACHUSETTS INSTITUTE OF TECHNOLOGY CAMBRIDGE, MASSACHUSETTS 02139

Experiment 9- Single Stage Amplifiers with Passive Loads - MOS

THE METAL-SEMICONDUCTOR CONTACT

EE301 Electronics I , Fall

EE 230 Lab Lab 9. Prior to Lab

Transcription:

Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit rules for transistors BJT-based current source and its limits of operation Emitter follower design in detail Simple transistor circuits revisited; in BJT amp, what limits the amplification for R E = 0? Effective collector resistance r E in BJT JFET and MOSFET: types, principles of operation and characteristics Basic FET circuits 1. Make a circuit with the transistor 2N 3904 or similar, as shown, and measure current gain: Change variable R and measure the base current and the collector current. Calculate the current gain. Keep in mind that with current gain β of about 100, if you pass 1 ma in the base, the collector current is going to be about 100 ma. Higher base currents may be too high for the transistor to handle (look up transistor specs). Choose the limiting resistor R 0 accordingly. Your variable resistor R should be much higher than R 0 to provide base currents from a few μa to about 1 ma. Measure the voltage drop between collector and emitter and convince yourself that your BJT is not in saturation (explain what this means). Is β that you measure really constant over the whole current range?

2. Emitter Follower: Design, build and test an AC-coupled emitter follower circuit using 2N 2222 BJT or a similar BJT. NOTES: Choose the emitter resistor R E for the quiescent (DC, or zero signal) current to be around 5 ma. This is done keeping in mind that the emitter voltage should be chosen at approximately at 7.5 V (plus-minus 0.5 V), i.e. it should be positioned in the approximate center with respect to +15 V power supply. Explain why this centering of V E is desirable; think of what happens at the emitter when you will apply AC signal of a significant amplitude to the base (you will see this experimentally a little later). To achieve the desired voltage level at the emitter, the base should be appropriately DC biased. Choose the ratio of the base biasing resistors accordingly. Further, choose biasing resistor values so that the DC bias of the base remains fixed to within 10%. To achieve this, consider the Thevenin equivalent of the base biasing voltage divider, and also consider the effective input resistance of the transistor base. For the latter recall the follower s main useful function, and assume current gain β of 100. In this particular design the signal is coupled to the base through a capacitor to exclude DC shifts and/or slow signal level drifts (this is not necessarily so in all followers, of course, but in this case we want to have an AC coupled signal). Having this capacitor additionally creates a high-pass filter at the input. This can further help to exclude unwanted low frequencies. For example, if we know that the signal frequency will be always higher than, say, 300 Hz, we can exclude 60 Hz interference 1. Choose the AC coupling capacitor so that 3 db low frequency cut off of the effective RC filter is at about 300 Hz. Think very carefully about what effective resistor value should be used in this calculation. Draw the circuit, show all calculations, label the elements (R s, C) and build the circuit. Measure and record all DC voltages at the 3 transistor terminals. Drive your follower from the function generator and observe the input and the output signals on the scope. If your follower works properly, you will see identical signals, shifted by about 0.6 V. This by itself is not very impressive. How can you prove that the follower indeed performs its main function of greatly increasing the effective load (emitter) resistance? Hint: Try to drive the same load without a transistor, keeping all the other circuit elements the same (namely, keeping the same voltage divider). Do you see the difference? Record the results, and compare them to what you get using a follower. Using the 2 V p-p signal from the signal generator(sg), measure and plot V out /V in vs. log(f) from 100 Hz to 1 MHz. Measure the phase shift between V in and V out. Explain the phase shift based on the RC filter theory (phasors again!). 1 60 Hz from the AC wall-socket power lines often interferes with small signals we want to measure.

Set f = 10 khz, and vary V in from 2 V to 20 V p-p. Measure V out and explain what you see. Again, think about the reason we chose quiescent emitter voltage at about V E 0.5 V CC. 3. Build a BJT amplifier Design a common emitter amplifier(amp) with the following parameters. o V CC = +15 V o Output centered at 7.5 V o Voltage gain of 15x o Quiescent current of 0.5 ma o Capacitive input rolloff frequency 200 Hz. (Aim at being at least 15% within these specs.) Read the H&H book pp. 76-77 and the Lab Manual, pp. 98 and 115-117 2. Ignore the temperature stability issues. Explain BJT amp principle based on transistor rules, derive the formula for voltage gain. Describe in details how you designed your amplifier, with all the calculations shown. Explain why the divider looking into the base must be asymmetric here, while it is almost symmetric in the emitter follower. Test your amp at different frequencies below 200 Hz and much greater than 200 Hz (several khz) with sinusoidal input signals. Make sure to provide small enough input. It will be multiplied by 15x, and you want to avoid violating the transistor rules. Is the output direct or inverted compared to the input? Think of the role of the RC filter at the input. Will this filter produce a phase shift at high frequency? Is the output shifted up by 7.5 V? What if you increase the input so that the output amplitude becomes greater than 7.5 V. Describe what happens. Sketch what you see on 2 Erratum: R2 instead of R1 on p. 115.

the oscilloscope. Given your chosen R E and the measured gain, find the transistor transconductance in Siemens. 4. FET characteristics. Wire the following circuit to measure JFET characteristics. Circuit Notes: 1. This circuit allows measuring transistor characteristics: I D as a function of V GS, and I D as a function of V DS. 2. The indicated JFET has an n-type channel and p-type gate. This means that the gate-source would be forming a forward-biased p-n junction at gate voltages higher than the normal diode drop of about 0.6 V. Thus we can not apply positive potential to the gate significantly over that value, or the gate-source junction will conduct large current into the transistor. 3. As a result of the above consideration, in this circuit we use two diodes making a clip and thus limiting positive voltage from the divider to about 1.4 V, so that the divider can deliver from 15 V to +1.4 V. We will need only a few negative volts to pinch off the transistor (see the transistor characteristics printout.) 4. The emitter-follower which you built previously is used here to increase the impedance and to allow a second voltage divider to deliver full voltage to the JFET s drain. This will be used to change V DS in measuring I D vs. V DS. Determine the pinch-off voltage (also called gate-source cutoff voltage) V P, defined as the voltage at which the current drops to about 1 μa. Compare what you found with the device specs sheet values. Determine I DSS for V GS = 0 at the highest V DS you can get with your setup (up to +15V). You can short the gate to the ground, or dial zero volts from the divider. As before, compare your results with the device specs. With V DS still at the highest value, plot the relationship between I D and V GS from V = V P (a few volts negative) to about V = 0.7 V positive. Next plot the relationship between I D and V DS up to the highest V DS you can get with your setup. Do this plot once for V GS = 0 and another

for the V GS which gives a current I D = 1 ma on the plateau (i.e., at large V DS values). This current occurs at some V GS between V P and V=0. Show that at low voltages the transistor behaves as a voltage-dependent resistor. Plot this part of the two curves on an expanded scale separately. Calculate resistor values for the two curves. Calculate the FET s transconductance (in Siemens or inverse ohms 3 ) at V GS = 0 and at the V GS corresponding to I D = 1 ma. 3 Inverse ohms are sometimes called mhos, particularly in data sheets.