XR-2206 Monolithic Function Generator

Similar documents

XR-8038A Precision Waveform Generator

XR-2207 Voltage-Controlled Oscillator

XR-2211 FSK Demodulator/ Tone Decoder

XR-215A Monolithic Phase Locked Loop

XR-4151 Voltage-to-Frequency Converter

XRT6164A Digital Line Interface Transceiver

FSK DEMODULATOR / TONE DECODER

5 A SPX29501/02. Now Available in Lead Free Packaging

Function Generator MODEL FG-500 Instruction Manual ELENCO

September 2010 Rev FEATURES. Fig. 1: XRP431L Application Diagram

LM565/LM565C Phase Locked Loop

CDK bit, 1 GSPS, Flash A/D Converter

SP26LV432 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER

GENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM

XR1009, XR mA, 35MHz Rail-to-Rail Amplifiers

D Cascadable D No External Components Needed D Lock Detect Indication Pin APPLICATIONS

LM565 LM565C Phase Locked Loop

CLC2058 Dual 4V to 36V Amplifier

LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

CLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers

GENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM

Single-Supply, Rail-to-Rail Low Power FET-Input Op Amp AD822

LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers

CLC1200 Instrumentation Amplifier

SP26LV431 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER

February 2014 Rev FEATURES. Fig. 1: SP34063A Application Diagram

Self-Contained Audio Preamplifier SSM2019

TL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT

June 2012 Rev FEATURES. Fig. 1: SPX431L Precision Adjustable Shunt Regulator

XRD5408/10/12. 5V, Low Power, Voltage Output Serial 8/10/12-Bit DAC Family FEATURES APPLICATIONS

Improved Second Source to the EL2020 ADEL2020

1A 1.5MHz PFM/PWM Synchronous Step-Down Converter. January 2014 Rev FEATURES. Fig. 1: XRP6658 Application Diagram

September 2010 Rev FEATURES. Fig. 1: XRP6668 Application Diagram

Phase-locked loop PIN CONFIGURATIONS

DATASHEET HA Features. Applications. Ordering Information. Pinouts. 250MHz Video Buffer. FN2924 Rev 8.00 Page 1 of 12.

Features CURRENT SOURCE CURRENT SOURCE #2

Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820

RC4136 General Performance Quad 741 Operational Amplifier

OP SPECIFICATIONS ELECTRICAL CHARACTERISTICS (V S = ± V, T A = C, unless otherwise noted.) OPA/E OPF OPG Parameter Symbol Conditions Min Typ Max Min T

OBSOLETE. High-Speed, Dual Operational Amplifier OP271 REV. A. Figure 1. Simplified Schematic (One of the two amplifiers is shown.

High Speed PWM Controller

ML12561 Crystal Oscillator

P SUFFIX CASE 646 Single Supply Split Supplies SO-14 D SUFFIX CASE 751A PIN CONNECTIONS

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

ML4818 Phase Modulation/Soft Switching Controller

Single Supply, Rail to Rail Low Power FET-Input Op Amp AD820

Dual Precision, Low Cost, High Speed BiFET Op Amp AD712-EP

XRT7295AE E3 (34.368Mbps) Integrated line Receiver

XR81112 Universal Clock - High Frequency LVCMOS/LVDS/LVPECL Clock Synthesizer

Low Cost, General Purpose High Speed JFET Amplifier AD825

INTEGRATED CIRCUITS DATA SHEET. TDA1596 IF amplifier/demodulator for FM radio receivers. Product specification File under Integrated Circuits, IC01

Portable Media Players Bluetooth Devices Portable Instruments

DATA SHEET. TDA2546A Quasi-split-sound circuit with 5,5 MHz demodulation INTEGRATED CIRCUITS

KM4110/KM mA, Low Cost, +2.7V & +5V, 75MHz Rail-to-Rail Amplifiers

OBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0

TL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

GENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM

HA MHz Video Buffer. Features. Applications. Ordering Information. Pinouts. Data Sheet February 6, 2006 FN2924.8

SP339E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION

DATA SHEET. TDA4852 Horizontal and vertical deflection controller for autosync monitors INTEGRATED CIRCUITS

PIN CONFIGURATIONS FEATURES APPLICATIONS ORDERING INFORMATION ABSOLUTE MAXIMUM RATINGS. F, N Packages

DATASHEET HA Features. Applications. Pinout. Part Number Information. 12MHz, High Input Impedance, Operational Amplifier

Universal Input Switchmode Controller

High Speed PWM Controller

TL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS

Very Low Distortion, Precision Difference Amplifier AD8274

General Description Normalized Gain (db) V OUT = 2V pp Normalized Gain (db)

INTEGRATED CIRCUITS DATA SHEET. TEA5591 AM/FM radio receiver circuit. Product specification File under Integrated Circuits, IC01

High Speed 12-Bit Monolithic D/A Converters AD565A/AD566A

May 2012 Rev FEATURES. Fig. 1: SP6200 / SP6201 Application Diagram

Advanced Regulating Pulse Width Modulators

Low-Voltage Switchmode Controller

High Speed BUFFER AMPLIFIER

ML12002 Analog Mixer. There are two package offerings: Plastic Dual Inline 14 Lead, P Dip. Plastic Surface Mount 14 Lead SOIC.

Single-Supply, Rail-to-Rail Low Power FET-Input Op Amp AD822

74VHC4046 CMOS Phase Lock Loop

High Speed, Low Power Dual Op Amp AD827

Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820

Single-Supply, Rail-to-Rail, Low Power FET-Input Op Amp AD820

DATA SHEET. TDA4851 Horizontal and vertical deflection controller for VGA/XGA and autosync monitors INTEGRATED CIRCUITS

LM1044 Analog Video Switch

3-W High-Voltage Switchmode Regulator

CLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers

GENERAL DESCRIPTION APPLICATIONS FEATURES. Point of Loads Set-Top Boxes Portable Media Players Hard Disk Drives

CLC2000, CLC4000 High Output Current Dual and Quad Amplifiers

Precision, 16 MHz CBFET Op Amp AD845

High Speed PWM Controller

Very Low Distortion, Dual-Channel, High Precision Difference Amplifier AD8274 FUNCTIONAL BLOCK DIAGRAM +V S FEATURES APPLICATIONS GENERAL DESCRIPTION

Current Mode PWM Controller

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

November 2011 Rev FEATURES. Fig. 1: XRP6272 Application Diagram

3-W High-Voltage Switchmode Regulator

Advanced Regulating Pulse Width Modulators

1-W High-Voltage Switchmode Regulator

Quad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL

LM231A/LM231/LM331A/LM331 Precision Voltage-to-Frequency Converters

Programmable Dual RS-232/RS-485 Transceiver

SG1524/SG2524/SG3524 REGULATING PULSE WIDTH MODULATOR DESCRIPTION FEATURES HIGH RELIABILITY FEATURES - SG1524 BLOCK DIAGRAM

Transcription:

...the analog plus company TM XR-0 Monolithic Function Generator FEATURES Low-Sine Wave Distortion 0.%, Typical Excellent Temperature Stability 0ppm/ C, Typical Wide Sweep Range 000:, Typical Low-Supply Sensitivity 0.0%V, Typical Linear Amplitude Modulation TTL Compatible FSK Controls Wide Supply Range 0V to V Adjustable Duty Cycle % TO % APPLICATIONS Waveform Generation Sweep Generation AM/FM Generation V/F Conversion FSK Generation Phase-Locked Loops (VCO) July - GENERAL DESCRIPTION The XR-0 is a monolithic function generator integrated circuit capable of producing high quality sine, square, triangle, ramp, and pulse waveforms of high-stability and accuracy. The output waveforms can be both amplitude and frequency modulated by an external voltage. Frequency of operation can be selected externally over a range of 0.0Hz to more than MHz. The circuit is ideally suited for communications, instrumentation, and function generator applications requiring sinusoidal tone, AM, FM, or FSK generation. It has a typical drift specification of 0ppm/ C. The oscillator frequency can be linearly swept over a 000: frequency range with an external control voltage, while maintaining low distortion. ORDERING INFORMATION Part No. Package Operating Temperature Range XR-0M CDIP - C to C XR-0P PDIP 0 C to 0 C XR-0CP PDIP 0 C to 0 C XR-0D SOIC (JEDEC) 0 C to 0 C Only in Wide Body.3 Rev..0 EXAR Corporation, 0 Kato Road, Fremont, CA 3 (0) -000 (0) -0

TIMING CAPACITOR TC TC VCO GND BIAS 0 SYNCO TIMING RESISTORS TR TR CURRENT SWITCHES MULTIPLIER AND SINE SHAPER STO FSKI AMSI 3 MO WAVEA 3 WAVEA SYMA SYMA Figure. XR-0 Block Diagram. Rev..0

AMSI STO MO TC TC TR TR 3 3 0 SYMA SYMA WAVEA WAVEA GND SYNCO BIAS FSKI AMSI STO MO TC TC TR TR 3 3 0 SYMA SYMA WAVEA WAVEA GND SYNCO BIAS FSKI Pin PDIP, CDIP Pin SOIC (JEDEC) PIN DESCRIPTION Pin # Symbol Type Description AMSI I Amplitude Modulating Signal Input. STO O Sine or Triangle Wave Output. 3 MO O Multiplier Output. - Positive Power Supply. TC I Timing Capacitor Input. TC I Timing Capacitor Input. TR O Timing Resistor Output. TR O Timing Resistor Output. FSKI I Frequency Shift Keying Input. 0 BIAS O Internal Voltage Reference. SYNCO O Sync Output. This output is a open collector and needs a pull up resistor to. GND - Ground pin. 3 WAVEA I Wave Form Adjust Input. WAVEA I Wave Form Adjust Input. SYMA I Wave Symetry Adjust. SYMA I Wave Symetry Adjust. Rev..0 3

DC ELECTRICAL CHARACTERISTICS Test Conditions: Test Circuit of Figure. Vcc = V, T A = C, C = 0.0 F, R = 00k, R = 0k, R 3 = k unless otherwise specified. S open for triangle, closed for sine wave. XR-0M XR-0C PARAMETERS MIN TYP MAX MIN TYP MAX UNITS CONDITIONS GENERAL CHARACTERISTICS Single Supply Voltage 0 0 V Split-Supply Voltage 3 3 V Supply Current 0 ma R 0k OSCILLATOR SECTION Max. Operating Frequency 0. 0. MHz C = 000pF, R = k Lowest Practical Frequency 0.0 0.0 Hz C = 0 F, R = M Frequency Accuracy % of f o f o = /R C Temperature Stability Frequency 0 0 0 ppm/ C 0 C T A 0 C R = R = 0k Sine Wave Amplitude Stability 00 00 ppm/ C See Note. Supply Sensitivity 0.0 0. 0.0 %/V V LOW = 0V, V HIGH = 0V, R = R = 0k Sweep Range 000: 000: 000: f H = f L f H @ R = k f L @ R = M Sweep Linearity 0: Sweep % f L = khz, f H = 0kHz 000: Sweep % f L = 00Hz, f H = 00kHz FM Distortion 0. 0. % 0% Deviation Recommended Timing Components Timing Capacitor: C 0.00 00 0.00 00 F Figure. Timing Resistors: R & R 000 000 k Triangle Sine Wave Output See Note, Figure 3. Triangle Amplitude 0 0 mv/k Figure., S Open Sine Wave Amplitude 0 0 0 0 mv/k Figure., S Closed Max. Output Swing Vp-p Output Impedance 00 00 Triangle Linearity % Amplitude Stability 0. 0. db For 000: Sweep Sine Wave Distortion Without Adjustment.. % R = 30k With Adjustment 0..0 0.. % See Figure. and Figure. Note: Bold face parameters are covered by production test and guaranteed over operating temperature range. Rev..0

XR-0M XR-0C PARAMETERS MIN TYP MAX MIN TYP MAX UNITS CONDITIONS Amplitude Modulation Input Impedance 0 00 0 00 k Modulation Range 00 00 % Carrier Suppression db Linearity % For % modulation Square-Wave Output Amplitude Vp-p Measured at Pin. Rise Time 0 0 nsec C L = 0pF Fall Time 0 0 nsec C L = 0pF Saturation Voltage 0. 0. 0. 0. V I L = ma Leakage Current 0. 0 0. 00 A = V FSK Keying Level (Pin ) 0... 0... V See section on circuit controls Reference Bypass Voltage. 3. 3.3. 3 3. V Measured at Pin 0. Note : Output amplitude is directly proportional to the resistance, R 3, on Pin 3. See Figure 3. Note : For maximum amplitude stability, R 3 should be a positive temperature coefficient resistor. Specifications are subject to change without notice ABSOLUTE MAXIMUM RATINGS Power Supply............................... V Power Dissipation....................... 0mW Derate Above C...................... mw/ C Total Timing Current........................ ma Storage Temperature............ - C to 0 C SYSTEM DESCRIPTION The XR-0 is comprised of four functional blocks; a voltage-controlled oscillator (VCO), an analog multiplier and sine-shaper; a unity gain buffer amplifier; and a set of current switches. The VCO produces an output frequency proportional to an input current, which is set by a resistor from the timing terminals to ground. With two timing pins, two discrete output frequencies can be independently produced for FSK generation applications by using the FSK input control pin. This input controls the current switches which select one of the timing resistor currents, and routes it to the VCO. Rev..0

F FSK INPUT R R C VCO CURRENT SWITCHES MULT. AND SINE SHAPER 0 3 XR-0 R3 K F SYMMETRY ADJUST K S = OPEN FOR TRIANGLE = CLOSED FOR SINEWAVE 3 S THD ADJUST 00 F 0K TRIANGLE OR SINE WAVE OUTPUT SQUARE WAVE OUTPUT.K.K Figure. Basic Test Circuit. Peak Output Voltage (Volts) 3 Triangle Sinewave 0 0 0 0 0 00 R 3 in K Figure 3. Output Amplitude as a Function of the Resistor, R3, at Pin 3. I CC (ma) 0 K 0K 30K K 0 C Max. Package Dissipation 0 (V) Figure. Supply Current vs Supply Voltage, Timing, R. Rev..0

TIMING RESISTOR 0M M 00K 0K MAXIMUM ÁÁÁÁÁÁ TIMING R ÁÁÁÁÁ NORMAL RANGE TYPICAL ÁÁÁÁÁ VALUE MINIMUM K ÁÁÁÁÁ TIMING R 0-0 0 0 0 FREQUENCY Hz Figure. R versus Oscillation Frequency. NORMAL OUTPUT AMPLITUDE Î Î V V Î.0 Î Î Î 0. Î Î Î 0 / DC VOLTAGE AT PIN Figure. Normalized Output Amplitude versus DC Bias at AM Input (Pin ) DISTORTION (%) ÁÁÁÁÁÁÁ C = 0.0 F TRIMMED FOR MINIMUM ÁÁÁÁÁÁÁ DISTORTION AT 30 K 3 0.0 0 00 0 3 DISTORTION (%) 3 0 ÁÁÁ R=3K ÁÁÁÁ V OUT =0.VRMS Pin R L =0K 0 00 K 0K 00K M TIMING R K FREQUENCY (Hz) Figure. Trimmed Distortion versus Timing Resistor. Figure. Sine Wave Distortion versus Operating Frequency with Timing Capacitors Varied. Rev..0

3 R=M C=0.0 F FREQUENCY DRIFT (%) 0 - - R=00K R=0K R=K R=K R=K R=0K R=00K R=K R=M -3-0 - 0 0 00 Sweep Input - V C Rc I C R I T Pin or I B 3V - AMBIENT TEMPERATURE (C ) Figure. Frequency Drift versus Temperature. Figure 0. Circuit Connection for Frequency Sweep. F M R R K C VCO CURRENT SWITCHES MULT. AND SINE SHAPER 0 3 XR-0 R 3 0K 0K F 0 F 3 S S CLOSED FOR SINEWAVE 00 TRIANGLE OR SINE WAVE OUTPUT SQUARE WAVE OUTPUT.K.K Figure. Circuit tor Sine Wave Generation without External Adjustment. (See Figure 3. for Choice of R 3 ) Rev..0

F F = M RC R R K C VCO CURRENT SWITCHES 0 F MULT. AND SINE SHAPER 3 R 3 0K SYMMETRY ADJUST K R B S CLOSED FOR SINEWAVE 3 S R A XR-0 0 F 00 0K TRIANGLE OR SINE WAVE OUTPUT SQUARE WAVE OUTPUT.K.K Figure. Circuit for Sine Wave Generation with Minimum Harmonic Distortion. (R 3 Determines Output Swing - See Figure 3.) F >V F <V F FSK INPUT R R C VCO CURRENT SWITCHES MULT. AND SINE SHAPER 3 00 FSK OUTPUT F=/RC F=/RC 0 3 R 3 XR-0 0K F 0 F.K.K Figure 3. Sinusoidal FSK Generator Rev..0

R R C VCO CURRENT SWITCHES F MULT. AND SINE SHAPER 3 DUTY CYCLE = f C R R R R R SAWTOOTH OUTPUT PULSE OUTPUT 0 3 XR-0 R 3 K F 0 F.K.K.K Figure. Circuit for Pulse and Ramp Generation. Frequency-Shift Keying: The XR-0 can be operated with two separate timing resistors, R and R, connected to the timing Pin and, respectively, as shown in Figure 3. Depending on the polarity of the logic signal at Pin, either one or the other of these timing resistors is activated. If Pin is open-circuited or connected to a bias voltage V, only R is activated. Similarly, if the voltage level at Pin is V, only R is activated. Thus, the output frequency can be keyed between two levels. f and f, as: f = /R C and f = /R C For split-supply operation, the keying voltage at Pin is referenced to V -. Output DC Level Control: APPLICATIONS INFORMATION Sine Wave Generation Without External Adjustment: Figure. shows the circuit connection for generating a sinusoidal output from the XR-0. The potentiometer, R at Pin, provides the desired frequency tuning. The maximum output swing is greater than V /, and the typical distortion (THD) is <.%. If lower sine wave distortion is desired, additional adjustments can be provided as described in the following section. The circuit of Figure. can be converted to split-supply operation, simply by replacing all ground connections with V -. For split-supply operation, R 3 can be directly connected to ground. The dc level at the output (Pin ) is approximately the same as the dc bias at Pin 3. In Figure., Figure. and Figure 3., Pin 3 is biased midway between V and ground, to give an output dc level of V /. Rev..0 0

With External Adjustment: The harmonic content of sinusoidal output can be reduced to -0.% by additional adjustments as shown in Figure. The potentiometer, R A, adjusts the sine-shaping resistor, and R B provides the fine adjustment for the waveform symmetry. The adjustment procedure is as follows:. Set R B at midpoint and adjust R A for minimum distortion.. With R A set as above, adjust R B to further reduce distortion. Triangle Wave Generation The circuits of Figure. and Figure. can be converted to triangle wave generation, by simply open-circuiting Pin 3 and (i.e., S open). Amplitude of the triangle is approximately twice the sine wave output. PRINCIPLES OF OPERATION Description of Controls Frequency of Operation: The frequency of oscillation, f o, is determined by the external timing capacitor, C, across Pin and, and by the timing resistor, R, connected to either Pin or. The frequency is given as: f 0 RC Hz and can be adjusted by varying either R or C. The recommended values of R, for a given frequency range, as shown in Figure. Temperature stability is optimum for k < R < 00k. Recommended values of C are from 000pF to 00 F. Frequency Sweep and Modulation: Frequency of oscillation is proportional to the total timing current, I T, drawn from Pin or : FSK Generation f 30I T (ma) Hz C( F) Figure 3. shows the circuit connection for sinusoidal FSK signal operation. Mark and space frequencies can be independently adjusted by the choice of timing resistors, R and R ; the output is phase-continuous during transitions. The keying signal is applied to Pin. The circuit can be converted to split-supply operation by simply replacing ground with V -. Timing terminals (Pin or ) are low-impedance points, and are internally biased at 3V, with respect to Pin. Frequency varies linearly with IT, over a wide range of current values, from A to 3mA. The frequency can be controlled by applying a control voltage, V C, to the activated timing pin as shown in Figure 0. The frequency of oscillation is related to VC as: Pulse and Ramp Generation f RC R R C V C 3 Hz NO TAG shows the circuit for pulse and ramp waveform generation. In this mode of operation, the FSK keying terminal (Pin ) is shorted to the square-wave output (Pin ), and the circuit automatically frequency-shift keys itself between two separate frequencies during the positive-going and negative-going output waveforms. The pulse width and duty cycle can be adjusted from % to % by the choice of R and R. The values of R and R should be in the range of k to M. where V C is in volts. The voltage-to-frequency conversion gain, K, is given as: K f V C 0.3 R C C Hz V CAUTION: For safety operation of the circuit, I T should be limited to 3mA. Rev..0

Output Amplitude: Maximum output amplitude is inversely proportional to the external resistor, R 3, connected to Pin 3 (see Figure 3.) For sine wave output, amplitude is approximately 0mV peak per k of R 3 ; for triangle, the peak amplitude is approximately 0mV peak per k of R 3. Thus, for example, R 3 = 0k would produce approximately 3V sinusoidal output amplitude. Amplitude Modulation: Output amplitude can be modulated by applying a dc bias and a modulating signal to Pin. The internal impedance at Pin is approximately 00k. Output amplitude varies linearly with the applied voltage at Pin, for values of dc bias at this pin, within volts of / as shown in Figure. As this bias level approaches /, the phase of the output signal is reversed, and the amplitude goes through zero. This property is suitable for phase-shift keying and suppressed-carrier AM generation. Total dynamic range of amplitude modulation is approximately db. CAUTION: AM control must be used in conjunction with a well-regulated supply, since the output amplitude now becomes a function of. VR V 3 3 0 VR V VR Int ni. Reg. VR V V Figure. Equivalent Schematic Diagram Rev..0

LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) Rev..00 D E E Base Plane A A Seating Plane L B e B α c INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A 0.00 0.00..0 A 0.0 0.00 0.3. B 0.0 0.0 0.3 0. B 0.0 0.0.. c 0.00 0.0 0.0 0. D 0.0 0.0.0.3 E 0.0 0.30.3. E 0.300 BSC. BSC e 0.00 BSC. BSC L 0. 0.00 3..0 α 0 0 Note: The control dimension is the inch column Rev..0 3

LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) Rev..00 E D E Seating Plane A L B e B A A α e A e B C INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A 0. 0.0 3..33 A 0.0 0.00 0.3. A 0. 0... B 0.0 0.0 0.3 0. B 0.030 0.00 0.. C 0.00 0.0 0.0 0.3 D 0. 0.0..3 E 0.300 0.3.. E 0.0 0.0.0. e 0.00 BSC. BSC e A 0.300 BSC. BSC e B 0.30 0.30. 0. L 0. 0.0..0 α 0 0 Note: The control dimension is the inch column Rev..0

LEAD SMALL OUTLINE (300 MIL JEDEC SOIC) Rev..00 D E H Seating Plane e B A C A α L INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A 0.03 0.0.3. A 0.00 0.0 0.0 0.30 B 0.03 0.00 0.33 0. C 0.00 0.03 0.3 0.3 D 0.3 0.3 0.0 0.0 E 0. 0..0.0 e 0.00 BSC. BSC H 0.3 0. 0.00 0. L 0.0 0.00 0.0. α 0 0 Note: The control dimension is the millimeter column Rev..0

NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Copyright EXAR Corporation Datasheet July Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. Rev..0