Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

Similar documents
SN74LV04A-Q1 HEX INVERTER

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

1 to 4 Configurable Clock Buffer for 3D Displays

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN74LVC2G04-EP DUAL INVERTER GATE

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

SN75150 DUAL LINE DRIVER

ORDERING INFORMATION PACKAGE

SINGLE SCHMITT-TRIGGER BUFFER

CD74AC251, CD74ACT251

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

3.3 V Dual LVTTL to DIfferential LVPECL Translator

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN54AC04, SN74AC04 HEX INVERTERS

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN74CBT3253C DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH 2-V UNDERSHOOT PROTECTION

SN75124 TRIPLE LINE RECEIVER

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SINGLE 2-INPUT POSITIVE-AND GATE

CD54HC4015, CD74HC4015

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN74CB3Q BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

5-V Dual Differential PECL Buffer-to-TTL Translator

description/ordering information

description/ordering information

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

5-V PECL-to-TTL Translator

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN54AHCT125, SN74AHCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER

CD54/74AC283, CD54/74ACT283

16-Bit Registers CY74FCT16374T CY74FCT162374T. Features. Functional Description

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

SN54LVC02A, SN74LVC02A QUADRUPLE 2-INPUT POSITIVE-NOR GATES

5-V/3.3-V CMOS Outputs 5-V/3.3-V Input Down to 2.5-V Output Level I off Supports Partial-Power-Down Mode Shift With 2.5-V V CC

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

CD54HC147, CD74HC147, CD74HCT147

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

Figure 1. Output Voltage vs Output Current ORDERING INFORMATION

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

TS3L BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

description/ordering information

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

description/ordering information

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVCC4245ANSR LVCC4245A 40 C to 85 C SSOP DB Reel of 2000 SN74LVCC4245ADBR LG245A

SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Dual Voltage Detector with Adjustable Hysteresis

CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

SN74LVC1G18 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT

ORDERING INFORMATION SOT (SOT-23) DBV SOT (SC-70) DCK

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

description logic diagram (positive logic) logic symbol

ORDERING INFORMATION PACKAGE

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

SN74ALVCHR16601DL 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION/ORDERING INFORMATION

SN75158 DUAL DIFFERENTIAL LINE DRIVER

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN54ACT374, SN74ACT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

description/ordering information

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

description/ordering information

CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

Dual Inverter Gate Check for Samples: SN74LVC2GU04

ORDERING INFORMATION. TSSOP DGG Tape and reel SN74LVCH16543ADGGR LVCH16543A TVSOP DGV Tape and reel SN74LVCH16543ADGVR LDH543A

CD54HC7266, CD74HC7266

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Transcription:

www.ti.com FEATURES SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 Inputs Are TTL-Voltage Compatible I off Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation CC Operation Max t Latch-Up Performance Exceeds 250 ma Per pd of 7.6 ns at 5 V Typical V JESD 17 OLP (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22 CC = 5 V, T A = 25 C Typical V 2000-V Human-Body Model (A114-A) OHV (Output V OH Undershoot) >2.3 V at V CC = 5 V, T A = 25 C 200-V Machine Model (A115-A) Support Mixed-Mode Voltage Operation on All 1000-V Charged-Device Model (C101) Ports D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW) RGY PACKAGE (TOP VIEW) A B C G2A G2B G1 Y7 GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 V CC Y0 Y1 Y2 Y3 Y4 Y5 Y6 B C G2A G2B G1 Y7 2 3 4 5 6 7 A Y6 V 1 16 8 9 GND CC 15 14 13 12 11 10 Y0 Y1 Y2 Y3 Y4 Y5 DESCRIPTION/ORDERING INFORMATION The SN74LV138AT is a 3-line to 8-line decoder/demultiplexer, designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of the decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible. ORDERING INFORMATION T A PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKING QFN RGY Reel of 1000 SN74LV138ATRGYR VV138AT SOIC D Tube of 40 Reel fo 2500 SN74LV138ATD SN74LV138ATDR LV138AT SOP NS Reel of 2000 SN74LV138ATNSR 74LV138AT 40 C to 125 C SSOP DB Reel of 2000 SN74LV138ATDBR LV138AT TVSOP DGV Reel of 2000 SN74LV138ATDGVR LV138AT Tube of 90 SN74LV138ATPW TSSOP PW Reel of 2000 SN74LV138ATPWR LV138AT Reel of 250 SN74LV138ATPWT (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2005, Texas Instruments Incorporated

SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 www.ti.com DESCRIPTION/ORDERING INFORMATION (CONTINUED) The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, G2A, G2B) select one of eight output lines. The two active-low (G2A, G2B) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications. This device is fully specified for partial-power-down application susing I off. The I off circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. FUNCTION TABLE ENABLE INPUTS SELECT INPUTS OUTPUTS G1 G2A G2B C B A Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7 X H X X X X H H H H H H H H X X H X X X H H H H H H H H L X X X X X H H H H H H H H H L L L L L L H H H H H H H H L L L L H H L H H H H H H H L L L H L H H L H H H H H H L L L H H H H H L H H H H H L L H L L H H H H L H H H H L L H L H H H H H H L H H H L L H H L H H H H H H L H H L L H H H H H H H H H H L 2

www.ti.com SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 LOGIC DIAGRAM (POSITIVE LOGIC) 15 Y0 A 1 14 Y1 Select Inputs B 2 13 Y2 C 3 12 Y3 11 Y4 Data Outputs 10 Y5 G1 6 9 Y6 Enable Inputs G2A 4 7 Y7 G2B 5 3

SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 www.ti.com Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) Recommended Operating Conditions (1) MIN MAX UNIT V CC Supply voltage 0.5 7 V V I Input voltage range (2) 0.5 7 V V O Output voltage range (2)(3) 0.5 V CC + 0.5 V I IK Input clamp current V I < 0 20 ma I OK Output clamp current V O < 0 or V O > V CC ±50 ma I O Continuous output current V O = 0 to V CC ±25 ma Continuous current through V CC or GND ±50 ma D package (4) 73 DB package (4) 82 DGV package (4) 120 θ JA Package thermal impedance C/W NS package (4) 64 PW package (4) 108 RGY package (5) 39 T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed. (3) This value is limited of 5.5 V maximum. (4) The package thermal impedance is calculated in accordance with JESD 51-7. (5) The package thermal impedance is calculated in accordance with JESD 51-5. MIN MAX UNIT V CC Supply voltage 4.5 5.5 V V IH High-level input voltage V CC = 4.5 V to 5.5 V 2 V V IL Low-level input voltage V CC = 4.5 V to 5.5 V 0.8 V V I Input voltage 0 5.5 V V O Output voltage 0 V CC V I OH High-level output current V CC = 4.5 V to 5.5 V 12 ma I OL Low-level output current V CC = 4.5 V to 5.5 V 12 ma t/ v Input transition rise or fall rate V CC = 4.5 V to 5.5 V 20 ns/v T A Operating free-air temperature 40 125 C (1) All unused inputs of the device must be held at V CC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 4

www.ti.com Electrical Characteristics over operating free-air temperature range (unless otherwise noted) SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 T A = 40 C T A = 40 C T A = 25 C PARAMETER TEST CONDITIONS V CC to 85 C to 125 C UNIT MIN TYP MAX MIN MAX MIN MAX V OH V OL I OH = 50 µa 4.5 V 4.4 4.5 4.4 4.4 I OH = 12 ma 4.5 V 3.8 3.8 3.8 I OL = 50 µa 4.5 V 0 0.1 0.1 0.1 I OL = 12 ma 4.5 V 0.55 0.55 0.55 I I V I = 5.5 V or GND 0 to 5.5 V ±0.1 ±1 ±1 µa I CC V I = V CC or GND, I O = 0 5.5 V 2 20 20 µa One input at 3.4 V, I CC (1) 5.5 V 1.35 1.5 1.5 ma Other inputs at V CC or GND I off V I or V O = 0 to 5.5 V 0 0.5 5 5 µa C i V I = V CC or GND 4 10 10 10 pf (1) This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V ot V CC. Switching Characteristics over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER T A = 40 C T A = 40 C FROM TO LOAD T A = 25 C to 85 C to 125 C (INPUT) (OUTPUT) CAPACITANCE MIN TYP MAX MIN MAX MIN MAX A, B, or C 2.7 7.6 10.4 1 12 1 13 t pd G1 Y C L = 15 pf 2.5 6.6 9.1 1 10.5 1 12 ns G2A or G2B 2.8 7 9.6 1 11 1 12 A, B, or C 3.9 8.1 11.4 1 13 1 14 t pd G1 Y C L = 50 pf 3.7 7.1 10.1 1 11.5 1 12 ns G2A or G2B 4 7.5 10.6 1 12 1 13 V V UNIT Operating Characteristics V CC = 5 V, T A = 25 C PARAMETER TEST CONDITIONS TYP UNIT C pd Power dissipation capacitance C L = 50 pf, f = 10 MHz 79 pf 5

SN74LV138AT 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCLS691 AUGUST 2005 PARAMETER MEASUREMENT INFORMATION www.ti.com From Output Under Test C L (see Note A) Test Point From Output Under Test C L (see Note A) R L = 1 kω S1 V CC Open GND TEST t PLH /t PHL t PLZ /t PZL t PHZ /t PZH Open Drain S1 Open V CC GND V CC LOAD CIRCUIT FOR TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR 3-STATE AND OPEN-DRAIN OUTPUTS Input t w 1.5 V 1.5 V 3 V 0 V Timing Input Data Input t su 1.5 V t h 1.5 V 1.5 V 3 V 0 V 3 V 0 V VOLTAGE WAVEFORMS PULSE DURATION VOLTAGE WAVEFORMS SETUP AND HOLD TIMES Input 1.5 V 1.5 V 3 V 0 V Output Control 1.5 V 1.5 V 3 V 0 V In-Phase Output t PLH 50% V CC t PHL V OH 50% V CC V OL Output Waveform 1 S1 at V CC (see Note B) t PZL t PLZ V CC 50% V CC V OL + 0.3 V V OL Out-of-Phase Output t PHL 50% V CC t PLH V OH 50% V CC V OL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS Output Waveform 2 S1 at GND (see Note B) t PZH t PHZ V OH 50% V V OH 0.3 V CC 0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING NOTES: A. C L includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z O = 50 Ω, t r 3 ns, t f 3 ns. D. The outputs are measured one at a time, with one input transition per measurement. E. t PLZ and t PHZ are the same as t dis. F. t PZL and t PZH are the same as t en. G. t PHL and t PLH are the same as t pd. H. All parameters and waveforms are not applicable to all devices. Figure 1. Load Circuits and Voltage Waveforms 6

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2014 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74LV138ATD ACTIVE SOIC D 16 40 Green (RoHS & no Sb/Br) SN74LV138ATDBR ACTIVE SSOP DB 16 2000 Green (RoHS & no Sb/Br) SN74LV138ATDGVR ACTIVE TVSOP DGV 16 2000 Green (RoHS & no Sb/Br) SN74LV138ATDR ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) SN74LV138ATPW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) SN74LV138ATPWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) SN74LV138ATPWT ACTIVE TSSOP PW 16 250 Green (RoHS & no Sb/Br) SN74LV138ATRGYR ACTIVE VQFN RGY 16 3000 Green (RoHS & no Sb/Br) SN74LV138ATRGYRG4 ACTIVE VQFN RGY 16 3000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-1-260C-UNLIM -40 to 125 LV138AT CU NIPDAU Level-2-260C-1 YEAR -40 to 125 VV138 CU NIPDAU Level-2-260C-1 YEAR -40 to 125 VV138 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 24-Aug-2014 (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 18-Aug-2014 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74LV138ATDBR SSOP DB 16 2000 330.0 16.4 8.2 6.6 2.5 12.0 16.0 Q1 SN74LV138ATDGVR TVSOP DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74LV138ATDR SOIC D 16 2500 330.0 16.4 6.5 10.3 2.1 8.0 16.0 Q1 SN74LV138ATPWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 SN74LV138ATPWT TSSOP PW 16 250 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 SN74LV138ATRGYR VQFN RGY 16 3000 330.0 12.4 3.8 4.3 1.5 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 18-Aug-2014 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74LV138ATDBR SSOP DB 16 2000 367.0 367.0 38.0 SN74LV138ATDGVR TVSOP DGV 16 2000 367.0 367.0 35.0 SN74LV138ATDR SOIC D 16 2500 367.0 367.0 38.0 SN74LV138ATPWR TSSOP PW 16 2000 367.0 367.0 35.0 SN74LV138ATPWT TSSOP PW 16 250 367.0 367.0 35.0 SN74LV138ATRGYR VQFN RGY 16 3000 367.0 367.0 35.0 Pack Materials-Page 2

MECHANICAL DATA MSSO002E JANUARY 1995 REVISED DECEMBER 2001 DB (R-PDSO-G**) 28 PINS SHOWN PLASTIC SMALL-OUTLINE 0,65 0,38 0,22 0,15 M 28 15 5,60 5,00 8,20 7,40 0,25 0,09 Gage Plane 1 14 0,25 A 0 8 0,95 0,55 2,00 MAX 0,05 MIN Seating Plane 0,10 DIM PINS ** 14 16 20 24 28 30 38 A MAX 6,50 6,50 7,50 8,50 10,50 10,50 12,90 A MIN 5,90 5,90 6,90 7,90 9,90 9,90 12,30 4040065 /E 12/01 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,15. D. Falls within JEDEC MO-150 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated