DATASHEET. CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers. Features. Description. Applications. FN3316 Rev 0.

Similar documents
CD4051BMS, CD4052BMS and CD4053BMS analog multiplexers/demultiplexers

DATASHEET CD4503BMS. Features. Applications. Functional Diagram. Pinout. CMOS Hex Buffer. FN3335 Rev 0.00 Page 1 of 8. December FN3335 Rev 0.

DATASHEET CD4028BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS BCD-To-Decimal Decoder. FN3303 Rev 0.

DATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.

DATASHEET CD4504BMS. Pinout. Features. Functional Diagram. Description. CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation

DATASHEET CD4069UBMS. Features. Pinout. Applications. Functional Diagram. Description. Schematic Diagram. CMOS Hex Inverter

DATASHEET CD4060BMS. Pinout. Features. Functional Diagram. Oscillator Features. Applications. Description

DATASHEET CD4013BMS. Pinout. Features. Functional Diagram. Applications. Description. CMOS Dual D -Type Flip-Flop. FN3080 Rev 0.

DATASHEET CD4098BMS. Description. Features. Applications. Pinout. CMOS Dual Monostable Multivibrator. FN3332 Rev 0.00 Page 1 of 11.

CD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992

DATASHEET CD14538BMS. Description. Features. Applications. Functional Diagram. Pinout. CMOS Dual Precision Monostable Multivibrator

DATASHEET CD4066BMS. Description. Features. Pinout. Applications. CMOS Quad Bilateral Switch. Rev X.00 Page 1 of 9. Jan 13, Rev X.

CD4585BMS. CMOS 4-Bit Magnitude Comparator. Features. Pinout. Functional Diagram. Applications. Description. December 1992

DATASHEET CD4029BMS. Features. Description. Applications. Functional Diagram. Pinout. CMOS Presettable Up/Down Counter. FN3304 Rev 0.

CD4028. CMOS BCD-To-Decimal Decoder. Pinout. Features. Functional Diagram. Applications. Description.

DATASHEET CD40105BMS. Features. Description. Applications. Pinout. Functional Diagram. CMOS FIFO Register. FN3353 Rev 0.00 Page 1 of 10.

CD40174BMS. CMOS Hex D -Type Flip-Flop. Features. Pinout. Applications. Functional Diagram. Description. December 1992

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

CD4094. CMOS 8-Stage Shift-and-Store Bus Register. Pinout. Features. Functional Diagram Applications. Description. December 1992

CD40102BMS CD40103BMS CMOS 8-Stage Presettable Synchronous Down Counters

DATASHEET HCS132MS. Pinouts. Features. Description. Ordering Information. Functional Diagram. Radiation Hardened Quad 2-Input NAND Schmitt Trigger

DATASHEET ACTS373MS. Features. Pinouts 20 LEAD CERAMIC DUAL-IN-LINE MIL-STD-1835 DESIGNATOR, CDIP2-T20, LEAD FINISH C TOP VIEW.

DATASHEET HI-524. Features. Applications. Functional Diagram. Ordering Information. Pinout. 4-Channel Wideband and Video Multiplexer

DATASHEET HI-1818A. Features. Applications. Ordering Information. Pinout. Low Resistance, Single 8-Channel, CMOS Analog Multiplexer

DATASHEET HA-4741/883. Features. Description. Applications. Ordering Information. Pinouts. Quad Operational Amplifier. FN3704 Rev 0.

DATASHEET HI-201HS. Features. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) High Speed, Quad SPST, CMOS Analog Switch

DATASHEET HA-5104/883. Description. Features. Applications. Ordering Information. Pinout. Low Noise, High Performance, Quad Operational Amplifier

DATASHEET HA-5127/883. Features. Applications. Ordering Information. Pinout. Ultra Low Noise, Precision Operational Amplifier

DATASHEET HA-5137A. Features. Applications. Ordering Information. Pinout. 63MHz, Ultra-Low Noise Precision Operational Amplifier

DATASHEET HA Features. Applications. Pinout. Ordering Information. Quad, 3.5MHz, Operational Amplifier. FN2922 Rev 5.00 Page 1 of 8.

MARKING RANGE ( C) PACKAGE DWG. # HA-2600 (METAL CAN)

DATASHEET HI1171. Ordering Information. Typical Application Circuit. Pinout. 8-Bit, 40 MSPS, High Speed D/A Converter. FN3662 Rev.3.

DATASHEET HA Features. Applications. Ordering Information. Pinout. 400MHz, Fast Settling Operational Amplifier. FN2897 Rev.5.

DATASHEET EL7240, EL7241. Features. Pinouts. Applications. Ordering Information. Operating Voltage Range. High Speed Coil Drivers

DATASHEET HA Features. Applications. Ordering Information. Pinouts. 250MHz Video Buffer. FN2924 Rev 8.00 Page 1 of 12.

DATASHEET HI-200, HI-201. Features. Applications. Ordering Information. Functional Diagram. Dual/Quad SPST, CMOS Analog Switches

HA-2602/883. Wideband, High Impedance Operational Amplifier. Description. Features. Applications. Part Number Information. Pinout.

DATASHEET CA3275. Description. Features. Applications. Ordering Information. Block Diagram. Pinout. Dual Full Bridge Driver

DATASHEET HA Features. Applications. Pinout. Part Number Information. 12MHz, High Input Impedance, Operational Amplifier

SN54HC365, SN74HC365 HEX BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

HCC4051B/52B/53B HCF4051B/52B/53B

. LOW POWER DISSIPATION .LOGIC LEVEL TRANSLATION TO ENABLE 5V . LOW ON RESISTANCE: .WIDE ANALOG INPUT VOLTAGE RANGE: ±6V .

DATASHEET HI-200/883. Features. Applications. Functional Diagram. Ordering Information. Pinout. Dual SPST CMOS Analog Switch

Triple 2-Channel Analog Multiplexer/Demultiplexer

Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer

POSSIBLE SUBSTITUTE PRODUCT HA-2525, HA-2842

DATASHEET. Features. Applications. Pin Configuration HA-5147 (CERDIP) TOP VIEW. Ordering Information HA-5147

DATASHEET EL2072. Features. Applications. Pinout. Ordering Information. 730MHz Closed Loop Buffer

HI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.

DATASHEET HS-1145RH. Features. Applications. Ordering Information. Pinout

DATASHEET ICL8069. Features. Pinouts. Ordering Information. Low Voltage Reference. FN3172 Rev.3.00 Page 1 of 6. Jan FN3172 Rev.3.00.

POSSIBLE SUBSTITUTE PRODUCT HA-2842, HA-2544

DATASHEET. Features. Applications. Pin Configuration. Ordering Information HI-201/883. Quad SPST CMOS Analog Switch. FN7990 Rev.0.

NOT RECOMMENDED FOR NEW DESIGNS

High Speed, 3.3 V/5 V Quad 2:1 Mux/Demux (4-Bit, 1 of 2) Bus Switch ADG3257

OBSOLETE PRODUCT RECOMMENDED REPLACEMENT PART

HA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout

DATASHEET ISL6208. Features. Applications. Related Literature. Ordering Information. Pinout. High Voltage Synchronous Rectified Buck MOSFET Driver

SN54HC245, SN74HC245 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

Obsolete. Features Y. Binary address decoding on chip. Dual-In-Line Packages CD4051BM CD4051BC CD4052BM CD4052BC CD4053BM CD4053BC

Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663

DATASHEET 82C284. Features. Description. Part # Information. Pinout. Functional Diagram. Clock Generator and Ready Interface for 80C286 Processors

HA Features. Quad, 3.5MHz, Operational Amplifier. Applications. Pinout. Ordering Information. Data Sheet July 2004 FN2922.5

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

DATASHEET HI-539. Features. Applications. Ordering Information. Pinouts. Precision, 4-Channel, Low-Level, Differential Multiplexer

HA-2640, HA Features. 4MHz, High Supply Voltage Operational Amplifiers. Applications. Ordering Information. Pinouts

AM26LS31 QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54HC573A, SN74HC573A OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS147B DECEMBER 1982 REVISED MAY 1997

DATASHEET CA3080, CA3080A. Features. Applications. Pinouts. Part Number Information. 2MHz, Operational Transconductance Amplifier (OTA)

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

DATASHEET HA-2520, HA-2522, HA Features. Applications. Ordering Information

DATASHEET HM-65162/883. Features. Description. Ordering Information. Pinouts. 2kx8 Asynchronous CMOS Static RAM. FN3001 Rev.1.

HA MHz, PRAM Four Channel Programmable Amplifiers. Features. Applications. Pinout. Ordering Information

Dual 4-channel analog multiplexer / demultiplexer

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

TEMP. PKG. -IN 1 16 S/H CONTROL PART NUMBER RANGE

HI-200, HI-201. Dual/Quad SPST, CMOS Analog Switches. Features. Applications. Ordering Information. Functional Diagram FN3121.8

SN54AS825A, SN74AS825A 8-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS SDAS020B JUNE 1984 REVISED AUGUST 1995

HI Bit, 40 MSPS, High Speed D/A Converter

.LOW ON RESISTANCE: 125Ω (typ.) OVER 15

DATASHEET ISL9021A. Features. Pinouts. Applications. 250mA Single LDO with Low I Q, Low Noise and High PSRR LDO. FN6867 Rev 2.

DATASHEET HA-5102, HA Pinouts. Ordering Information. Features. Applications. Dual and Quad, 8MHz, Low Noise Operational Amplifiers

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

DATASHEET EL7104. Features. Ordering Information. Applications. Pinout. High Speed, Single Channel, Power MOSFET Driver. FN7113 Rev 2.

HA MHz Video Buffer. Features. Applications. Ordering Information. Pinouts. Data Sheet February 6, 2006 FN2924.8

SN54HC373, SN74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS140B DECEMBER 1982 REVISED MAY 1997

DATASHEET ISL Features. Applications. Ordering Information. Typical Application Circuit. MMIC Silicon Bipolar Broadband Amplifier.

CD74HCT4514, CD74HCT LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

FAST CMOS OCTAL BUFFER/LINE DRIVER

IDT74ALVC V CMOS 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

MC3487 QUADRUPLE DIFFERENTIAL LINE DRIVER

CMOS 16-BIT 3.3V TO 5V LEVEL SHIFTING TRANSCEIVER WITH 3-STATE OUTPUTS 2DIR 48 1OE. 3.3V Port. 5V Port

IDT74FCT540AT/CT FAST CMOS OCTAL BUFFER/LINE DRIVER DESCRIPTION: FUNCTIONAL BLOCK DIAGRAM FEATURES:

HIGH-PERFORMANCE CMOS BUS TRANSCEIVERS

IDT74FCT257AT/CT/DT FAST CMOS QUAD 2-INPUT MULTIPLEXER

Rad-hard 16-bit transceiver, 1.8 V to 3.3 V bidirectional level shifter. Description. Temp. range. Notes: (1) SMD = standard microcircuit drawing

SN54ALS873B, SN54AS873A, SN74ALS873B, SN74AS873A DUAL 4-BIT D-TYPE LATCHES WITH 3-STATE OUTPUTS SDAS036D APRIL 1982 REVISED AUGUST 1995

DATASHEET EL5462. Features. Pinout. Applications. Ordering Information. 500MHz Low Power Current Feedback Amplifier. FN7492 Rev 0.

DATASHEET HSP Features. Description. Applications. Ordering Information. Block Diagram. Digital QPSK Demodulator. FN4162 Rev 3.

HA-2600, HA Features. 12MHz, High Input Impedance Operational Amplifiers. Applications. Pinouts. Ordering Information

Transcription:

DATASHEET CDBMS, CDBMS, CDBMS CMOS Analog Multiplexers/Demultiplexers Features Logic Level Conversion High-Voltage Types (V Rating) CDBMS Signal -Channel CDBMS Differential -Channel CDBMS Triple -Channel Wide Range of Digital and Analog Signal Levels: - Digital V to V - Analog to Vp-p Low ON Resistance: (typ) Over Vp-p Signal Input Range for - = V High OFF Resistance: Channel Leakage of pa (typ) at - = V Logic Level Conversion: - Digital Addressing Signals of V to V ( - = V to V) - Switch Analog Signals to Vp-p ( - = V); See Introductory Text Matched Switch Characteristics: RON = (typ) for - = V Very Low Quiescent Power Dissipation Under All Digital Control Input and Supply Conditions:. W (typ) at - = - = V Binary Address Decoding on Chip V, V and V Parametric Ratings % Tested for Quiescent Current at V Maximum Input Current of A at V Over Full Package Temperature Range; na at V and + o C Break-Before-Making Switching Eliminates Channel Overlap Applications Analog and Digital Multiplexing and Demultiplexing A/D and D/A Conversion Signal Gating Description FN Rev. December CDBMS, CDBMS and CDBMS analog multiplexers/demultiplexers are digitally controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to V peak-topeak can be achieved by digital signal amplitudes of.v to V (if - = V, a - of up to V can be controlled; for - level differences above V, a - of at least.v is required). For example, if = +.V, =, and = -.V, analog signals from -.V to +.V can be controlled by digital inputs of to V. These multiplexer circuits dissipate extremely low quiescent power over the full - and - supply voltage ranges, independent of the logic state of the control signals. When a logic is present at the inhibit input terminal all channels are off. The CDBMS is a single channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select of channels to be turned on, and connect one of the inputs to the output. The CDBMS is a differential channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select of pairs of channels to be turned on and connect the analog inputs to the outputs. The CDBMS is a triple channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single pole double-throw configuration. The CDBMS, CDBMS and CDBMS are supplied in these lead outline packages: Braze Seal DIP HX HT Frit Seal DIP HE Ceramic Flatpack HW CDB Only CDB, CD Only When these devices are used as demultiplexers the CHANNEL terminals are the outputs and the COMMON OUT/IN terminals are the inputs. FN Rev. Page of December

CDBMS, CDBMS, CDBMS Pinouts CDBM TOP VIEW CDBMS TOP VIEW CHANNELS COM OUT/IN CHANNELS INH A CHANNELS Y CHANNELS COMMON Y OUT/IN Y CHANNELS INH X CHANNELS COMMON X OUT/IN X CHANNELS B A C B CDBMS TOP VIEW by bx OUT/IN bx or by cy OUT/IN ax or ay OUT/IN CX or CY CX ay ax INH A B C Functional Diagrams CHANNEL A B C LOGIC LEVEL CONVERSION BINARY TO OF DECODER WITH INHIBIT COMMON OUT/IN INH ALL INPUTS PROTECTED BY STANDARD CMOS PROTECTION NETWORK CDBMS FN Rev. Page of December

CDBMS, CDBMS, CDBMS Functional Diagrams (Continued) X CHANNELS A B LOGIC LEVEL CONVERSION BINARY TO OF DECODER WITH INHIBIT COMMON X OUT/IN COMMON Y OUT/IN INH Y CHANNELS CDBMS ALL INPUTS PROTECTED BY STANDARD CMOS PROTECTION NETWORK LOGIC LEVEL CONVERSION BINARY TO OF DECODERS WITH INHIBIT cy cx by bx ay ax OUT/IN ax or ay A B OUT/IN bx or by C OUT/IN cx or cy INH CDBMS FN Rev. Page of December

CDBMS, CDBMS, CDBMS Absolute Maximum Ratings DC Supply Voltage Range, ()............... -.V to +V (Voltage Referenced to Terminals) Input Voltage Range, All Inputs.............-.V to +.V DC Input Current, Any One Input ma Operating Temperature Range................ - o C to + o C Package Types D, F, K, H Storage Temperature Range (TS)........... - o C to + o C Lead Temperature (During Soldering)................. + o C At Distance / / Inch (.mm.mm) from case for s Maximum Reliability Information Thermal Resistance................ ja jc Ceramic DIP and FRIT Package..... o C/W o C/W Flatpack Package................ o C/W o C/W Maximum Package Power Dissipation (PD) at + o C For TA = - o C to + o C (Package Type D, F, K)...... mw For TA = + o C to + o C (Package Type D, F, K)..... Derate Linearity at mw/ o C to mw Device Dissipation per Output Transistor............... mw For TA = Full Package Temperature Range (All Package Types) Junction Temperature.............................. + o C TABLE. DC ELECTRICAL PERFORMANCE CHARACTERISTICS GROUP A LIMITS PARAMETER SYMBOL CONDITIONS (NOTE ) SUBGROUPS TEMPERATURE MIN MAX UNITS Supply Current IDD = V, VIN = or GND + o C - A + o C - A = V, VIN = or GND - o C - A Input Leakage Current IIL VIN = or GND = + o C - - na + o C - - na = V - o C - - na Input Leakage Current IIH VIN = or GND = + o C - na + o C - na = V - o C - na On-State Resistance RL = K Returned to - / RON = V VIS = to = V VIS = to + o C - + o C - - o C - + o C - + o C - - o C - = V + o C - VIS = to + o C - - o C - N Threshold Voltage VNTH = V, ISS = - A + o C -. -. V P Threshold Voltage VPTH = V, IDD = A + o C.. V Functional (Note ) Input Voltage Low (Note ) Input Voltage High (Note ) Input Voltage Low (Note ) Input Voltage High (Note ) Off Channel Leakage Any Channel OFF Or All Channels Off (Common Out/In) NOTES: F =.V, VIN = or GND = V, VIN = or GND + o C + o C VOH > / = V, VIN = or GND A + o C = V, VIN = or GND B - o C VOL < / VIL = V = VIS thru k,,, + o C, + o C, - o C -. V = VIH RL = k to, IIS < A OFF Channels,, + o C, + o C, - o C. - V VIL = V = VIS thru K,, + o C, + o C, - o C - V = VIH RL = K to, ISS, < A On All OFF Channels,, + o C, + o C, - o C - V IOZL IOZH VIN = or GND VOUT = V VIN = or GND VOUT =. All voltages referenced to device GND, % testing being implemented.. Go/No Go test with limits applied to inputs. = V + o C -. - A + o C -. - A = V - o C -. - A = V + o C -. A + o C -. A = V - o C -. A. For accuracy, voltage is measured differentially to. Limit is.v max.. =.V/.V, RL = k to = V/V, RL = k to V FN Rev. Page of December

CDBMS, CDBMS, CDBMS TABLE. AC ELECTRICAL PERFORMANCE CHARACTERISTICS PARAMETER SYMBOL CONDITIONS (Notes, ) Propagation Delay (Note ) Address to Signal Out Channels On or Off Propagation Delay (Note ) Inhibit to Signal Out (Channel Turning On) Propagation Delay (Note ) Inhibit to Signal Out (Channel Turning Off) TPHL TPLH TPZH TPZL TPHZ TPLZ = V, VIN = or GND = = V = V, VIN = or GND = = V = V, VIN = or GND = = V NOTES:. - o C and + o C limits guaranteed, % testing being implemented.. CL = pf, RL = K, Input TR, TF < ns. GROUP A SUBGROUPS TEMPERATURE MIN LIMITS MAX UNITS + o C - ns, + o C, - o C - ns + o C - ns, + o C, - o C - ns + o C - ns, + o C, - o C - ns TABLE. ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD = V, VIN = or GND, - o C, + o C - A + o C - A = V, VIN = or GND, - o C, + o C - A + o C - A = V, VIN = or GND, - o C, + o C - A + o C - A Input Voltage Low VIL = VIS = V, = RL = K to IIS, A On/Off Channel, + o C, + o C, - o C Input Voltage High VIH, + o C, + o C, - o C Propagation Delay Address to Signal Out (Channels On or Off) Propagation Delay Inhibit to Signal Out (Channel Turning On) Propagation Delay Inhibit to Signal Out (Channel Turning Off) TPHL TPLH TPZH TPZL TPHZ TPLZ - V + - V = V = = V,, + o C - ns = V,, + o C - ns = V = -V,, + o C - ns = V = = V,, + o C - ns = V,, + o C - ns = V = -V,, + o C - ns = V = = V,, + o C - ns = V,, + o C - ns = V = -V,, + o C - ns Input Capacitance CIN Any Address or Inhibit Input, + o C -. pf NOTES:. All voltages referenced to device GND.. The parameters listed on Table are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which would affect these characteristics.. CL = pf, RL = K, Input TR, TF < ns. FN Rev. Page of December

CDBMS, CDBMS, CDBMS TABLE. POST IRRADIATION ELECTRICAL PERFORMANCE CHARACTERISTICS LIMITS PARAMETER SYMBOL CONDITIONS NOTES TEMPERATURE MIN MAX UNITS Supply Current IDD = V, VIN = or GND, + o C - A N Threshold Voltage VNTH = V, ISS = - A, + o C -. -. V N Threshold Voltage VTN = V, ISS = - A, + o C - V Delta P Threshold Voltage VTP = V, IDD = A, + o C.. V P Threshold Voltage VTP = V, IDD = A, + o C - V Delta Functional F = V, VIN = or GND = V, VIN = or GND + o C VOH > / Propagation Delay Time TPHL TPLH NOTES:. All voltages referenced to device GND.. CL = pf, RL = K, Input TR, TF < ns. VOL < / = V,,, + o C -. x + o C Limit. See Table for + o C limit.. Read and Record V ns TABLE. BURN-IN AND LIFE TEST DELTA PARAMETERS + O C PARAMETER SYMBOL DELTA LIMIT Supply Current - MSI- IDD. A ON Resistance RONDEL % x Pre-Test Reading TABLE. APPLICABLE SUBGROUPS CONFORMANCE GROUP MIL-STD- METHOD GROUP A SUBGROUPS READ AND RECORD Initial Test (Pre Burn-In) %,, IDD, IOL, IOHA, RONDEL Interim Test (Post Burn-In) %,, IDD, IOL, IOHA, RONDEL Interim Test (Post Burn-In) %,, IDD, IOL, IOHA, RONDEL PDA (Note ) %,,, Deltas Interim Test (Post Burn-In) %,, IDD, IOL, IOHA, RONDEL PDA (Note ) %,,, Deltas Final Test %,, A, B,, Group A Sample,,,, A, B,,, Group B Subgroup B- Sample,,,, A, B,,,, Deltas Subgroups,,,,, Subgroup B- Sample,, Group D Sample,,, A, B, Subgroups, NOTE:. % Parameteric, % Functional; Cumulative for Static and. TABLE. TOTAL DOSE IRRADIATION MIL-STD- TEST READ AND RECORD CONFORMANCE GROUPS METHOD PRE-IRRAD POST-IRRAD PRE-IRRAD POST-IRRAD Group E Subgroup,, Table, Table FN Rev. Page of December

CDBMS, CDBMS, CDBMS TABLE. BURN-IN AND IRRADIATION TEST CONNECTIONS FUNCTION OPEN GROUND V -.V PART NUMBER CDBMS Static Burn-In Note Static Burn-In Note Dynamic Burn- In Note Irradiation Note PART NUMBER CDBMS Static Burn-In Note Static Burn-In Note Dynamic Burn- In Note Irradiation Note,, -,,, -,,, -, - OSCILLATOR khz khz - -,,,,,,,,,,,, -, -,,, -,,, -,,,,,, -, -, - - -,,,,,,,,,,,,, -, -, - PART NUMBER CDBMS Static Burn-In Note,, -, -, - Static Burn-In Note Dynamic Burn- In Note Irradiation Note NOTE:,,, -,,, -, -, -,,,,,, -,,, -,,, -,. Each pin except pin and GND will have a series resistor of K %, = V.V. Each pin except pin and GND will have a series resistor of K %; Group E, Subgroup, sample size is dice/wafer, failures, = V.V FN Rev. Page of December

CDBMS, CDBMS, CDBMS Typical Performance Characteristics SUPPLY VOLTAGE ( - ) = V SUPPLY VOLTAGE ( - ) = V CHANNEL ON RESISTANCE (RON) ( ) AMBIENT TEMPERATURE (T A ) = + o C + o C - o C CHANNEL ON RESISTANCE (RON) ( ) AMBIENT TEMPERATURE (T A ) = + o C + o C - o C - - - - -. -. -. -..... INPUT SIGNAL VOLTAGE (VIS) (V) INPUT SIGNAL VOLTAGE (VIS) (V) FIGURE. TYPICAL CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) FIGURE. TYPICAL CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) CHANNEL ON RESISTANCE (RON) ( ) AMBIENT TEMPERATURE (T A ) = + o C SUPPLY VOLTAGE ( - ) = V V V CHANNEL ON RESISTANCE (RON) ( ) SUPPLY VOLTAGE ( - ) = V AMBIENT TEMPERATURE (T A ) = + o C + o C - o C -. -. -. -..... -. -. -. -..... INPUT SIGNAL VOLTAGE (VIS) (V) INPUT SIGNAL VOLTAGE (VIS) (V) FIGURE. TYPICAL CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLAE (ALL TYPES) OUTPUT SIGNAL VOLTAGE (VOS) (V) - - - SUPPLY VOLTAGE () = V = V = -V AMBIENT TEMPERATURE (T A ) = + o C LOAD RESISTANCE (RL) = k, k k - - - INPUT SIGNAL VOLTAGE (VIS) (V) FIGURE. TYPICAL ON CHARACTERISTICS FOR OF CHANNELS (CDBMS) POWER DISSIPATION/PACKAGE (PD) ( W) FIGURE. TYPICAL CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) AMBIENT TEMPERATURE (T A ) = + o C ALTERNATING O AND I PATTERN LOAD CAPICATANCE (CL) = pf SUPPLY VOLTAGE () (V) V V V CL = pf TEST CIRCUIT f B/D CD A B C CD SWITCHING FREQUENCY (f) (khz) FIGURE. TYPICAL DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CDBMS) CL FN Rev. Page of December

CDBMS, CDBMS, CDBMS Typical Performance Characteristics (Continued) POWER DISSIPATION/PACKAGE (PD) ( W) AMBIENT TEMPERATURE (T A ) = + o C ALTERNATING O AND I PATTERN LOAD CAPICATANCE (CL) = pf SUPPLY VOLTAGE () (V) V V V CL = pf TEST CIRCUIT f B/D CD A B CL CD POWER DISSIPATION/PACKAGE (PD) ( W) AMBIENT TEMPERATURE (T A ) = + o C ALTERNATING O AND I PATTERN LOAD CAPICATANCE (CL) = pf SUPPLY VOLTAGE () (V) V V V CL = pf TEST CIRCUIT f CL CD SWITCHING FREQUENCY (f) (khz) FIGURE. TYPICAL DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CDBMS) SWITCHING FREQUENCY (f) (khz) FIGURE. TYPICAL DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CDBMS) = +V = +.V = +V = +V.V V V = V = V = V = V = V = -.V = -V = -V (a) (b) (c) (d) The ADDRESS (digital-control inputs) and INHIBIT logic levels are: = and =. The analog signal (through the ) may swing from to FIGURE. TYPICAL BIAS VOLTAGES FN Rev. Page of December

CDBMS, CDBMS, CDBMS TRUTH TABLE INPUT STATES ON CHANNEL(S) CDBMS INHIBIT C B A X X X NONE CDBMS INHIBIT B A x, y x, y x, y x, y x x NONE CDBMS INHIBIT A OR B OR C ax or bx or cx ay or by or cy X NONE X = Don t Care CD RL OUTPUT CL CLOCK IN tpzl % % % tr = ns % % % % TURN-ON TIME % % % TURN-OFF TIME tf = ns tplz FIGURE. WAVEFORM, CHANNEL BEING TURNED ON, OFF (RL = k ) % tphz tr = ns % % % TURN-OFF TIME % % tf = ns % % TURN-ON TIME tpzh FIGURE. WAVEFORM, CHANNEL BEING TURNED OFF, ON (RL = k ) CL OUTPUT RL RL OUTPUT CL CLOCK IN CD CLOCK IN CD FN Rev. Page of December

CDBMS, CDBMS, CDBMS FIGURE. PROPAGATION DELAY - ADDRESS INPUT TO SIGNAL OUTPUT OUTPUT RL CLOCK IN pf tphl AND tplh CD OUTPUT RL CLOCK IN pf CD tphl AND tplh OUTPUT RL pf CLOCK IN tphl AND tplh CD FIGURE. PROPAGATION DELAY - INHIBIT INPUT TO SIGNAL OUTPUT DIFFERENTIAL SIGNALS CD CD COMMUNICATIONS LINK DIFF AMPLIFIER/ LINE DRIVER DIFF RECEIVER DIFF MULTIPLEXING DEMULTIPLEXING FIGURE. TYPICAL TIME-DIVISION APPLICATION OF THE CDBMS FN Rev. Page of December

CDBMS, CDBMS, CDBMS Chip Dimensions and Pad Layouts CDBMSH CDBMSH Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( - inch) METALLIZATION: Thickness: kå kå, AL. PASSIVATION:.kÅ -.kå, Silane BOND PADS:. inches X. inches MIN DIE THICKNESS:. inches -. inches CDBMSH Copyright Intersil Americas LLC. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners. For additional products, see www.intersil.com/en/products.html Intersil products are manufactured, assembled and tested utilizing ISO quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com FN Rev. Page of December