TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

Similar documents
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

The Future of Packaging ~ Advanced System Integration

SiP packaging technology of intelligent sensor module. Tony li

Fraunhofer IZM - ASSID

Enabling concepts: Packaging Technologies

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

Market and technology trends in advanced packaging

Packaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007

Advances in X-Ray Technology for Semicon Applications Keith Bryant and Thorsten Rother

SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Silicon Interposers enable high performance capacitors

Flexline - A Flexible Manufacturing Method for Wafer Level Packages (Extended Abstract)

!"#$"%&' ()#*+,-+.&/0(

TSV MEOL (Mid-End-Of-Line) and its Assembly/Packaging Technology for 3D/2.5D Solutions

SHENMAO Technology Inc. Your Ultimate Choice for Solder

Yole Developpement. Developpement-v2585/ Publisher Sample

Min Tao, Ph. D, Ashok Prabhu, Akash Agrawal, Ilyas Mohammed, Ph. D, Bel Haba, Ph. D Oct , IWLPC

MICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation

Fan-Out Wafer Level Packaging Patent Landscape Analysis

NEW PACKAGING AND INTERCONNECT TECHNOLOGIES FOR ULTRA THIN CHIPS

Fabricating 2.5D, 3D, 5.5D Devices

FO-WLP, Embedded Die, and Alternatives: Market Trends and Drivers

ARCHIVE Brandon Prior Senior Consultant Prismark Partners ABSTRACT

New Approaches to Develop a Scalable 3D IC Assembly Method

Advanced Wafer Level Packaging of RF-MEMS with RDL Inductor

Design and Modeling of Through-Silicon Vias for 3D Integration

9 rue Alfred Kastler - BP Nantes Cedex 3 - France Phone : +33 (0) website :

Smart Devices of 2025

Accelerating Growth and Cost Reduction in the PV Industry

Benzocyclobutene Polymer dielectric from Dow Chemical used for wafer-level redistribution.

Trends in Advanced Packaging Technologies An IMAPS UK view

Semiconductor and LED Markets. Jon Sabol Vice President and General Manager Semiconductor and LED Division

Fan-Out Solutions: Today, Tomorrow the Future Ron Huemoeller

The Advantages of Integrated MEMS to Enable the Internet of Moving Things

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

Triple i - The key to your success

2.5D Platform (Examples of products produced to date are shown here to demonstrate Amkor's production capabilities)

Lithography in our Connected World

2D to 3d architectures: back to the future

Electronic Costing & Technology Experts

Advanced Stepper Lithography Technology to Enable Flexible AMOLED Displays. Keith Best Roger McCleary Elvino M da Silveira 5/19/17

Fan-Out Wafer Level Packaging Patent Landscape Analysis

MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016

23. Packaging of Electronic Equipments (2)

R&D Requirements from the 2004 inemi Roadmap. April 7, 2005 Dr. Robert C. Pfahl, Jr. VP of Operations, inemi

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

Electroless Bumping for 300mm Wafers

WLP Probing Technology Opportunity and Challenge. Clark Liu

Chapter 2. Literature Review

Chapter 7 Introduction to 3D Integration Technology using TSV

Through Glass Via (TGV) Technology for RF Applications

IMAPS NE 45 A HETEROGENEOUS SIP SOLUTION FOR RF APPLICATIONS

The 3D silicon leader. March 2012

Substrates Lost in Translation

B. Flip-Chip Technology

Advanced Packaging Solutions

New Wave SiP solution for Power

Laminate Based Fan-Out Embedded Die Technologies: The Other Option

Shandong Government Suggestions on Implementing New Document 4 to Speed up IC Industry Development

First Demonstration of Panel Glass Fan-out (GFO) Packages for High I/O Density and High Frequency Multi-Chip Integration

Organic Packaging Substrate Workshop Overview

X-ray Inspection Systems 2D AXI / 3D AXI / WAXI

Bob Willis Process Guides

Integration of 3D detector systems

Semiconductor Process Diagnosis and Prognosis for DSfM

TECHNICAL REPORT: CVEL AN OVERVIEW OF ADVANCED ELECTRONIC PACKAGING TECHNOLOGY. Hocheol Kwak and Dr. Todd Hubing

Advanced Packaging Equipment Solder Jetting & Laser Bonding

Disruptive Developments for Advanced Die Attach to Tackle the Challenges of Heterogeneous Integration

A Miniaturized Multi-Channel TR Module Design Based on Silicon Substrate

Proceedings. BiTS Shanghai October 21, Archive - Session BiTS Workshop Image: Zhu Difeng/Dollar Photo Club

Lead Free Solders General Issues

INTRODUCTION RELIABILITY OF WAFER -CSPS

The 3D Silicon Leader

Thermal Management in the 3D-SiP World of the Future

Accelerating Collective Innovation: Investing in the Innovation Landscape

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

3D ICs: Recent Advances in the Industry

Status of Panel Level Packaging & Manufacturing

MICROELECTRONICS PACKAGING TECHNOLOGY ROADMAPS, ASSEMBLY RELIABILITY, AND PROGNOSTICS. Reza Ghaffarian

TAIPRO Engineering. Speaker: M. Saint-Mard Managing director. TAIlored microsystem improving your PROduct

Compression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications

Image Sensor Advanced Package Solution. Prepared by : JL Huang & KingPak RD division

2010 IRI Annual Meeting R&D in Transition

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

inemi Substrate & Packaging Technology Workshop

Pierre Brondeau Vice President, Business Group Executive Electronic Materials Regional Director - Europe Lehman Brothers Conference Call November

Glass Substrates for Semiconductor Manufacturing

Signal Integrity Modeling and Measurement of TSV in 3D IC

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

Flip-Chip for MM-Wave and Broadband Packaging

Advanced High-Density Interconnection Technology

Processes for Flexible Electronic Systems

Capabilities of Flip Chip Defects Inspection Method by Using Laser Techniques

shaping global nanofuture ULTRA-PRECISE PRINTING OF NANOMATERIALS

Technology Trends and Future History of Semiconductor Packaging Substrate Material

Integrated Photonics using the POET Optical InterposerTM Platform

International Technology Roadmap for Semiconductors. Dave Armstrong Advantest Ira Feldman Feldman Engineering Marc Loranger - FormFactor

Powerchip Semiconductor Corporation A3R12E3GEF G6E 635BLC4M 512 Megabit DDR2 SDRAM Structural Analysis

Transcription:

TechSearch International, Inc. Corporate Overview E. Jan Vardaman, President

Corporate Background Founded in 1987 and headquartered in Austin, Texas Recognized around the world as a leading consulting company in the field of advanced packaging technology Specialists in advanced semiconductor packaging and assembly, electronics manufacturing, and materials What sets TechSearch International apart from others? üwe have close relationships with companies and industry leaders built on trust and mutual respect üwe ask customers what they want report content is constantly tailored to meet those needs ü We provide complete, concise, accurate data, and unbiased opinions üwe participate in many industry conferences to share our findings and stay up-to-date on the latest innovations ü We frequently tour PCB, EMS, and OSAT manufacturing facilities 1987 YEARS OF TECHSEARCH INFLUENCE Now

How can we help you?...our Mission Enable clients to capitalize on opportunities for profitable growth with our Accurate è Relevant è Timely è Market and technology analysis Provide tools that enable success: üauthentic technical and economic analysis of market and technology trends in semiconductor packaging, assembly, and materials üfrequent updates on the latest technology developments üstrategic planning and execution assistance ütechnology licensing and connecting partners for joint development ücost analysis with software models Participate directly with client teams in providing an understanding of changes and drivers in the marketplace Provide competitive analysis of semiconductor packages, materials, and assembly equipment marketplaces to aid new product introductions

Market analysis you can trust!...multi-client reports Flip Chip and WLP Market and Technology Analysis New Frontiers in Automotive Electronic Packaging SiP for Mobile and Wearable Applications Global Semiconductor Packaging Materials Outlook PARTNERSHIP WITH SEMI Worldwide OSAT Manufacturing Sites Database PARTNERSHIP WITH SEMI 3D IC Gap Analysis: Remaining Issues, Solutions, Market Status Advanced Packaging Cost Models and Analysis PARTNERSHIP WITH SAVANSYS Advanced Packaging Update (4 issues each year) Economic and business developments in the semiconductor packaging and assembly industry including market forecast by package type (FBGA, FLGA, QFN, stacked die CSP, PoP, etc.) New packages and materials including trends and drivers Various market and technology analysis

Market analysis you can trust!...single-client reports Silicon and glass interposers Materials for 3D TSV bond/debond Flex circuit for medical electronics Power device makers 3D integration technologies Thin wafer dicing market/laser dicing IC package and bump inspection Trends in mobile phone packaging Test sockets Probe cards Dielectric materials for IC packaging, including bumping and wafer level packaging Underfill materials for flip chip and WLP Memory packaging trends Thermal interface materials Flip chip and wire bonding equipment Pb-free solder material and more!

At the forefront Recognizing emerging trends Automotive Electronics First industry analysis of packages for automotive electronics with a focus on ADAS Flip Chip Trends Publishing reports on flip chip markets and technology trends since 1994 We ve done cutting edge analysis in recognition of the shift to Cu pillar WLP Demand and Capacity Tracking wafer bump and WLP capacity and demand trends since 2003 We've been at the front in recognizing the shift to fan-out WLP (FO-WLP) Ball Grid Arrays and Chip Size Packages First industry analysis of the ball grid array market in 1994 We ve published annual forecasts of BGA and CSP demand ever since 3D IC with TSVs and Si Interposers We are recognized as the provider of realistic market forecasts We are unique in offering gap analysis, with indications of key areas requiring additional work System-in-Package and Multichip Modules Tracking markets and trends since 1990 Copper Pillar Demand on 300mm Wafers Thousands of 300mm Wafers 16,000 12,000 8,000 4,000 0 Cu Pillar on 300mm Wafer Demand Cu Pillar on 300mm Wafer Capacity Planned 2015 2016 2017 2018 2019 2017 TechSearch International, Inc. Fan-In WLP Demand in 200mm Equiv. Wafers Thousands of 200mm Equivalent Wafers Automotive Sensors & Modules Silicon Interposers & 3D TSV DRAMs PMUs, Voltage Regulators & High Power Modules Other Mobile, Wearable & Consumer Stacked-CIS Camera Modules MEMS Inertial Sensors, Hubs & Nodes APs, Modems & Hardware Platform Modules 20,000 18,000 16,000 14,000 12,000 10,000 8,000 6,000 4,000 2,000 Other Image Sensor RF Analog/Mix-Sig 0 2015 2016 2017 2018 2019 2020 2017 TechSearch International, Inc. SiP Market by Device Type Connectivity Modules Mobile, Wearable & Consumer Devices 2016 TechSearch International, Inc. RF Modules

Technology Licensing Examples NTT s copper polyimide thin film technology from Japan to the United States Matsushita s TBTAB technology Aptos gold bump technology from the United States to Taiwan Tessera s µbga technology from the United States to Korea Flip chip assembly and solder bumping technology 3D Plus stacking technology Beltronics inspection technology from the United States to Japan

Cost Analysis Software Models Wire Bond, Flip Chip, and Wafer Level Package Models Wire bond cost analysis Copper versus gold wire trade-offs Flip chip cost analysis WLP and FO-WLP cost analysis Collaboration with SavanSys Solutions SavanSys develops model software TechSearch helps with model calibration 2.5D and 3D Packaging Cost Model After successful collaboration on cost models for other packaging technologies, SavanSys and TechSearch introduced a cost model for 2.5D and 3D packaging The first cost model to cover the total cost and yield from fabrication of the wafer to complete assembly, for both 2.5D and 3D Detailed manipulation of the process flow to meet user requirements is possible

System Teardown Reports TechSearch markets system teardown reports from Total Process Solution Study Group (TPSS). TPSS was started in mid-2003 by engineers in Japan involved in the assembly and Jisso technology for advanced portable equipment such as cellular phones and digital still cameras. Today, TPSS provides technology and detailed teardowns of smartphones, tablets, wearables, game consoles, drones, and more. The reports typically contain details such as: Photographs of circuit boards and components Component information such as vendor, type of package, size, lead count, pitch X-ray images of packages Detailed analysis of displays and camera modules Printed circuit board (PCB) construction information

Workshops, Conference Presentations, and Exhibitions Workshops on relevant topics such as wearables, medical electronics, flip chip, 3D TSV, embedded components, optoelectronics, automotive electronics, and substrates Periodic topical workshops in Austin, Texas Together with the Fraunhofer Institute, we host a workshop in Munich, Germany, the day before Productronica Recent Conference Presentations and Exhibitions ADAS Sensors Conference and Exhibition Detroit, Michigan IMAPS International Conference on Device Packaging Fountain Hills, Arizona International Wafer Level Packaging (IWLPC) San Jose, California IEEE Electronics Components and Technology (ECTC) San Diego, California NEPCON Japan, IC & Sensor Packaging Technology Expo Tokyo, Japan Fraunhofer IZM Panel Level Packaging Symposium Berlin, Germany IEEE CPMT Symposium Kyoto, Japan IMAPS International Symposium on Microelectronics Raleigh, North Carolina SEMICON China Shanghai, China Design Automation Conference (DAC) Austin, Texas The ConFab San Diego, California

Thank you! TechSearch International, Inc. 4801 Spicewood Springs Road, Suite 150 Austin, Texas 78759 USA +1.512.372.8887 tsi@techsearchinc.com