SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

Similar documents
SN74CB3Q OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SN74CBT3253C DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 5-V BUS SWITCH WITH 2-V UNDERSHOOT PROTECTION

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

5-V/3.3-V CMOS Outputs 5-V/3.3-V Input Down to 2.5-V Output Level I off Supports Partial-Power-Down Mode Shift With 2.5-V V CC

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

SN74CB3T3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE BUS SWITCH WITH 5-V TOLERANT LEVEL SHIFTER

SN74CB3Q BIT FET BUS SWITCH WITH PRECHARGED OUTPUTS 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

SN74LV04A-Q1 HEX INVERTER

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SN74CB3Q BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

1 to 4 Configurable Clock Buffer for 3D Displays

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVC861ANSR LVC861A SSOP DB Reel of 2000 SN74LVC861ADBR LC861A

ORDERING INFORMATION PACKAGE

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

CY74FCT257T QUAD 2-INPUT MULTIPLEXER WITH 3-STATE OUTPUTS

CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

SINGLE 2-INPUT POSITIVE-AND GATE

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

description/ordering information

Figure 1. Output Voltage vs Output Current ORDERING INFORMATION

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

1OE 3B V GND ORDERING INFORMATION. TOP-SIDE MARKING QFN RGY Tape and reel SN74CBTLV3126RGYR CL126 PACKAGE

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SN74ALVCHR16601DL 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION/ORDERING INFORMATION

TS3L BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SN75150 DUAL LINE DRIVER


CD74AC251, CD74ACT251

3.3 V Dual LVTTL to DIfferential LVPECL Translator

SN54AC04, SN74AC04 HEX INVERTERS

SINGLE SCHMITT-TRIGGER BUFFER

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

SN75124 TRIPLE LINE RECEIVER

16-Bit Registers CY74FCT16374T CY74FCT162374T. Features. Functional Description

ORDERING INFORMATION. TSSOP DGG Tape and reel SN74LVCH16543ADGGR LVCH16543A TVSOP DGV Tape and reel SN74LVCH16543ADGVR LDH543A

CD54HC4015, CD74HC4015

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN54ACT374, SN74ACT374 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN74AUC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER

TS3DV416 4-CHANNEL DIFFERENTIAL 8:16 MULTIPLEXER SWITCH FOR DVI/HDMI APPLICATIONS

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN54AHCT125, SN74AHCT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE

SN74LVC2G04-EP DUAL INVERTER GATE

5-V Dual Differential PECL Buffer-to-TTL Translator

description/ordering information

SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE SCES389J MARCH 2002 REVISED NOVEMBER 2007

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

ORDERING INFORMATION. SOP NS Reel of 2000 SN74LVCC4245ANSR LVCC4245A 40 C to 85 C SSOP DB Reel of 2000 SN74LVCC4245ADBR LG245A

LOW-POWER DUAL INVERTER GATE

SN74LVTH16244A-EP 3.3-V ABT 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

ORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

description/ordering information

5-V PECL-to-TTL Translator

SN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

ORDERING INFORMATION. 0 C to 70 C Reel of 2000 TRSF3232ECDWR SSOP DB Reel of 2000 TRSF3232ECDBR RT32EC

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

CD54/74AC283, CD54/74ACT283

ORDERING INFORMATION. QFN RGY Tape and reel TS3L110RGYR TK110

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3251RGYR CU251. SOIC D Tape and reel SN74CBT3251DR

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

CD54HC7266, CD74HC7266

LOW-POWER DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN54CBT16244, SN74CBT BIT FET BUS SWITCHES

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

Dual Inverter Gate Check for Samples: SN74LVC2GU04

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SN74AUC2G32 DUAL 2-INPUT POSITIVE-OR GATE

CD54HC147, CD74HC147, CD74HCT147

Transcription:

www.ti.com SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS173A AUGUST 2004 REVISED MARCH 2005 FEATURES Data and Control Inputs Provide Undershoot High-Bandwidth Data Path (up to 500 MHz (1) ) Clamp Diodes Equivalent to IDTQS3VH251 Device Low Power Consumption (I CC = 1 ma Typ) 5-V Tolerant I/Os With Device Powered Up or V CC Operating Range From 2.3 V to 3.6 V Powered Down Data I/Os Support 0- to 5-V Signaling Levels Low and Flat ON-State Resistance (r on ) (0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, 5 V) Characteristics Over Operating Range Control Inputs Can Be Driven by TTL or (r on = 4 Ω Typ) 5-V/3.3-V CMOS Outputs Rail-to-Rail Switching on Data I/O Ports I off Supports Partial-Power-Down Mode 0- to 5-V Switching With 3.3-V V Operation CC 0- to 3.3-V Switching With 2.5-V V Latch-Up Performance Exceeds 100 ma Per CC Bidirectional Data Flow With Near-Zero JESD 78, Class II Propagation Delay ESD Performance Tested Per JESD 22 Low Input/Output Capacitance Minimizes 2000-V Human-Body Model (A114-B, Loading and Signal Distortion Class II) (C io(off) = 3.5 pf Typ) 1000-V Charged-Device Model (C101) Fast Switching Frequency Supports Both Digital and Analog (f OE or f S = 20 MHz Max) Applications: PCI Interface, Differential Signal (1) For additional information regarding the performance Interface, Memory Interleaving, Bus Isolation, characteristics of the CB3Q family, refer to the TI application report, CBT-C, CB3T, and CB3Q Signal-Switch Families, Low-Distortion Signal Gating literature number SCDA008. DBQ, DGV, OR PW PACKAGE (TOP VIEW) RGY PACKAGE (TOP VIEW) B4 B3 B2 B1 A NC OE GND 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 V CC B5 B6 B7 B8 S0 S1 S2 NC - No internal connection B3 B2 B1 A NC OE 2 3 4 5 6 7 B4 S2 V 1 16 8 9 GND CC 15 14 13 12 11 10 B5 B6 B7 B8 S0 S1 NC - No internal connection DESCRIPTION/ORDERING INFORMATION The SN74CB3Q3251 is a high-bandwidth FET bus switch utilizing a charge pump to elevate the gate voltage of the pass transistor, providing a low and flat ON-state resistance (r on ). The low and flat ON-state resistance allows for minimal propagation delay and supports rail-to-rail switching on the data input/output (I/O) ports. The device also features low data I/O capacitance to minimize capacitive loading and signal distortion on the data bus. Specifically designed to support high-bandwidth applications, the SN74CB3Q3251 provides an optimized interface solution ideally suited for broadband communications, networking, and data-intensive computing systems. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2004 2005, Texas Instruments Incorporated

SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS173A AUGUST 2004 REVISED MARCH 2005 www.ti.com DESCRIPTION/ORDERING INFORMATION (CONTINUED) The SN74CB3Q3251 is a 1-of-8 multiplexer/demultiplexer with a single output-enable (OE) input. The select (S0, S1, S2) inputs control the data path of the multiplexer/demultiplexer. When OE is low, the multiplexer/demultiplexer is enabled, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE is high, the multiplexer/demultiplexer is disabled, and a high-impedance state exists between the A and B ports. This device is fully specified for partial-power-down applications using I off. The I off circuitry prevents damaging current backflow through the device when it is powered down. The device has isolation during power off. To ensure the high-impedance state during power up or power down, OE should be tied to V CC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. ORDERING INFORMATION T A PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKING QFN RGY Tape and reel SN74CB3Q3251RGYR BU251 SSOP (QSOP) DBQ Tape and reel SN74CB3Q3251DBQR BU251 40 C to 85 C Tube SN74CB3Q3251PW TSSOP PW Tape and reel SN74CB3Q3251PWR BU251 TVSOP DGV Tape and reel SN74CB3Q3251DGVR BU251 (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. INPUTS OE S2 S1 S0 FUNCTION TABLE INPUT/OUTPUT A FUNCTION L L L L B1 A port = B1 port L L L H B2 A port = B2 port L L H L B3 A port = B3 port L L H H B4 A port = B4 port L H L L B5 A port = B5 port L H L H B6 A port = B6 port L H H L B7 A port = B7 port L H H H B8 A port = B8 port H X X X Z Disconnect 2

www.ti.com SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS173A AUGUST 2004 REVISED MARCH 2005 LOGIC DIAGRAM (POSITIVE LOGIC) A 5 SW 4 B1 SW 3 B2 SW 2 B3 SW 1 B4 SW 15 B5 SW 14 B6 SW 13 B7 SW 12 B8 S0 11 S1 10 S2 9 OE 7 SIMPLIFIED SCHEMATIC, EACH FET SWITCH (SW) A B V CC Charge Pump EN (1) (1) EN is the internal enable signal applied to the switch. 3

SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS173A AUGUST 2004 REVISED MARCH 2005 www.ti.com Absolute Maximum Ratings (1) over operating free-air temperature range (unless otherwise noted) Recommended Operating Conditions (1) MIN MAX UNIT V CC Supply voltage range 0.5 4.6 V V IN Control input voltage range (2)(3) 0.5 7 V V I/O Switch I/O voltage range (2)(3)(4) 0.5 7 V I IK Control input clamp current V IN < 0 50 ma I I/OK I/O port clamp current V I/O < 0 50 ma I I/O ON-state switch current (5) ±64 ma Continuous current through V CC or GND ±100 ma DBQ package (6) 90 DGV package (6) 120 θ JA Package thermal impedance C/W PW package (6) 108 RGY package (7) 39 T stg Storage temperature range 65 150 C (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. (2) All voltages are with respect to ground unless otherwise specified. (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed. (4) V I and V O are used to denote specific conditions for V I/O. (5) I I and I O are used to denote specific conditions for I I/O. (6) The package thermal impedance is calculated in accordance with JESD 51-7. (7) The package thermal impedance is calculated in accordance with JESD 51-5. MIN MAX UNIT V CC Supply voltage 2.3 3.6 V V CC = 2.3 V to 2.7 V 1.7 5.5 V IH High-level control input voltage V V CC = 2.7 V to 3.6 V 2 5.5 V CC = 2.3 V to 2.7 V 0 0.7 V IL Low-level control input voltage V V CC = 2.7 V to 3.6 V 0 0.8 V I/O Data input/output voltage 0 5.5 V T A Operating free-air temperature 40 85 C (1) All unused control inputs of the device must be held at V CC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 4

www.ti.com Electrical Characteristics (1) over recommended operating free-air temperature range (unless otherwise noted) SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH Switching Characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3) SCDS173A AUGUST 2004 REVISED MARCH 2005 PARAMETER TEST CONDITIONS MIN TYP (2) MAX UNIT V IK V CC = 3.6 V, I I = 18 ma 1.8 V I IN Control inputs V CC = 3.6 V, V IN = 0 to 5.5 V ±1 µa V O = 0 to 5.5 V, Switch OFF, I (3) OZ V CC = 3.6 V, ±1 µa V I = 0, V IN = V CC or GND I off V CC = 0, V O = 0 to 5.5 V, V I = 0 1 µa I I/O = 0, I CC V CC = 3.6 V, V IN = V CC or GND 1 4 ma Switch ON or OFF, I CC (4) Control inputs V CC = 3.6 V, One input at 3 V, Other inputs at V CC or GND 30 µa Per control Control input switching at ma/ I CCD (5) V CC = 3.6 V, A and B ports open, 0.03 0.1 input 50% duty cycle MHz C in Control inputs V CC = 3.3 V, V IN = 5.5 V, 3.3 V, or 0 2.5 4.5 pf C io(off) Switch OFF, A port V CC = 3.3 V, V I/O = 5.5 V, 3.3 V, or 0 19.5 25 V IN = V CC or GND, Switch OFF, B port V CC = 3.3 V, V I/O = 5.5 V, 3.3 V, or 0 3.5 4.5 V IN = V CC or GND, Switch ON, C io(on) V CC = 3.3 V, V I/O = 5.5 V, 3.3 V, or 0 15 19 pf V IN = V CC or GND, r on (6) V CC = 2.3 V, V I = 0, I O = 30 ma 4 10 TYP at V CC = 2.5 V V I = 1.7 V, I O = 15 ma 4.5 11 V CC = 3 V V I = 0, I O = 30 ma 3.5 8 V I = 2.4 V, I O = 15 ma 4 10 (1) V IN and I IN refer to control inputs. V I, V O, I I, and I O refer to data pins. (2) All typical values are at V CC = 3.3 V (unless otherwise noted), T A = 25 C. (3) For I/O ports, the parameter I OZ includes the input leakage current. (4) This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V CC or GND. (5) This parameter specifies the dynamic power-supply current associated with the operating frequency of a single control input (see Figure 2). (6) Measured by the voltage drop between the A and B terminals at the indicated current through the switch. ON-state resistance is determined by the lower of the voltages of the two (A or B) terminals. PARAMETER V CC = 2.5 V V CC = 3.3 V FROM TO ± 0.2 V ± 0.3 V (INPUT) (OUTPUT) MIN MAX MIN MAX f OE or f S (1) OE or S A or B 10 20 MHz t pd (2) A or B B or A 0.12 0.18 ns t pd(s) S A 1.5 6.7 1.5 5.9 ns t en t dis S B 1.5 6.7 1.5 5.9 OE A or B 1.5 6.7 1.5 5.9 S B 0.5 6.1 0.5 6.1 OE A or B 0.5 6.1 0.5 6.1 (1) Maximum switching frequency for control input (V O > V CC, V I = 5 V, R L 1 MΩ, C L = 0). (2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). pf Ω UNIT ns ns 5

SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS173A AUGUST 2004 REVISED MARCH 2005 www.ti.com r on ON-State Resistance Ω 16 14 12 10 8 6 4 2 V CC = 3.3 V T A = 25 C I O = 15 ma TYPICAL r on vs V I 0 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 5 V I V Figure 1. Typical r on vs V I, V CC = 3.3 V and I O = 15 ma 3 2.5 2 V CC = 3.3 V T A = 25 C A and B Ports Open TYPICAL I CC vs CONTROL INPUT SWITCHING FREQUENCY S Switching I CC ma 1.5 1 OE Switching 0.5 0 0 5 10 15 20 25 OE or S Switching Frequency MHz Figure 2. Typical I CC vs OE or S Switching Frequency, V CC = 3.3 V 6

www.ti.com SN74CB3Q3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH PARAMETER MEASUREMENT INFORMATION SCDS173A AUGUST 2004 REVISED MARCH 2005 Input Generator V IN V CC V G1 50 Ω 50 Ω TEST CIRCUIT DUT Input Generator V G2 50 Ω 50 Ω V I V O C L (see Note A) R L R L S1 2 V CC Open GND TEST V CC S1 R L V I C L V t pd(s) 2.5 V ± 0.2 V 3.3 V ± 0.3 V Open Open 500 Ω 500 Ω V CC or GND V CC or GND 30 pf 50 pf t PLZ /t PZL 2.5 V ± 0.2 V 3.3 V ± 0.3 V 2 V CC 2 V CC 500 Ω 500 Ω GND GND 30 pf 50 pf 0.15 V 0.3 V t PHZ /t PZH 2.5 V ± 0.2 V 3.3 V ± 0.3 V GND GND 500 Ω 500 Ω V CC V CC 30 pf 50 pf 0.15 V 0.3 V Output Control (V IN ) V CC /2 V CC /2 V CC 0 V t PZL t PLZ Output Control (V IN ) V CC /2 V CC /2 V CC 0 V Output Waveform 1 S1 at 2 V CC (see Note B) V CC /2 V OL + V V CC V OL Output t PLH t PZH t PHL Output V OH Waveform 2 V CC /2 V CC /2 S1 at GND V CC /2 V OL (see Note B) VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES (t pd(s) ) t PHZ VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES V OH V V OH 0 V NOTES: A. C L includes probe and jig capacitance. B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control. C. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z O = 50 Ω, t r 2.5 ns, t f 2.5 ns. D. The outputs are measured one at a time, with one transition per measurement. E. t PLZ and t PHZ are the same as t dis. F. t PZL and t PZH are the same as t en. G. t PLH and t PHL are the same as t pd(s). The tpd propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). H. All parameters and waveforms are not applicable to all devices. Figure 3. Test Circuit and Voltage Waveforms 7

PACKAGE OPTION ADDENDUM www.ti.com 24-Apr-2015 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan SN74CB3Q3251DBQR ACTIVE SSOP DBQ 16 2500 Green (RoHS & no Sb/Br) SN74CB3Q3251DGVR ACTIVE TVSOP DGV 16 2000 Green (RoHS & no Sb/Br) SN74CB3Q3251PW ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) SN74CB3Q3251PWG4 ACTIVE TSSOP PW 16 90 Green (RoHS & no Sb/Br) SN74CB3Q3251PWR ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) SN74CB3Q3251RGYR ACTIVE VQFN RGY 16 3000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BU251 CU NIPDAU Level-1-260C-UNLIM -40 to 85 BU251 CU NIPDAU Level-1-260C-UNLIM -40 to 85 BU251 CU NIPDAU Level-1-260C-UNLIM -40 to 85 BU251 CU NIPDAU Level-1-260C-UNLIM -40 to 85 BU251 CU NIPDAU Level-2-260C-1 YEAR -40 to 85 BZ51 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 24-Apr-2015 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 18-Oct-2016 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant SN74CB3Q3251DBQR SSOP DBQ 16 2500 330.0 12.5 6.4 5.2 2.1 8.0 12.0 Q1 SN74CB3Q3251DGVR TVSOP DGV 16 2000 330.0 12.4 6.8 4.0 1.6 8.0 12.0 Q1 SN74CB3Q3251PWR TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 SN74CB3Q3251RGYR VQFN RGY 16 3000 330.0 12.4 3.8 4.3 1.5 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 18-Oct-2016 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74CB3Q3251DBQR SSOP DBQ 16 2500 340.5 338.1 20.6 SN74CB3Q3251DGVR TVSOP DGV 16 2000 367.0 367.0 35.0 SN74CB3Q3251PWR TSSOP PW 16 2000 367.0 367.0 35.0 SN74CB3Q3251RGYR VQFN RGY 16 3000 367.0 367.0 35.0 Pack Materials-Page 2

MECHANICAL DATA MPDS006C FEBRUARY 1996 REVISED AUGUST 2000 DGV (R-PDSO-G**) 24 PINS SHOWN PLASTIC SMALL-OUTLINE 0,40 0,23 0,13 0,07 M 24 13 0,16 NOM 4,50 4,30 6,60 6,20 Gage Plane 1 12 A 0 8 0,25 0,75 0,50 1,20 MAX 0,15 0,05 Seating Plane 0,08 DIM PINS ** 14 16 20 24 38 48 56 A MAX 3,70 3,70 5,10 5,10 7,90 9,80 11,40 A MIN 3,50 3,50 4,90 4,90 7,70 9,60 11,20 4073251/E 08/00 NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side. D. Falls within JEDEC: 24/48 Pins MO-153 14/16/20/56 Pins MO-194 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

SCALE 2.800 DBQ0016A PACKAGE OUTLINE SSOP - 1.75 mm max height SHRINK SMALL-OUTLINE PACKAGE SEATING PLANE C A 1.228-.244 TYP [ 5.80-6.19] PIN 1 ID AREA 16 14X.0250 [0.635].004 [0.1] C.189-.197 [ 4.81-5.00] NOTE 3 2X.175 [4.45] 8 B.150-.157 [ 3.81-3.98] NOTE 4 9 16X.008-.012 [ 0.21-0.30].007 [0.17] C A B.069 MAX [1.75].005-.010 TYP [ 0.13-0.25] SEE DETAIL A.010 [0.25] GAGE PLANE 0-8.016-.035 [ 0.41-0.88] (.041 ) [1.04] DETAIL A TYPICAL.004-.010 [ 0.11-0.25] 4214846/A 03/2014 NOTES: 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed.006 inch, per side. 4. This dimension does not include interlead flash. 5. Reference JEDEC registration MO-137, variation AB. www.ti.com

DBQ0016A EXAMPLE BOARD LAYOUT SSOP - 1.75 mm max height SHRINK SMALL-OUTLINE PACKAGE 16X (.063) [1.6] 1 SYMM 16 SEE DETAILS 16X (.016 ) [0.41] 14X (.0250 ) [0.635] 8 9 (.213) [5.4] LAND PATTERN EXAMPLE SCALE:8X METAL SOLDER MASK OPENING SOLDER MASK OPENING METAL.002 MAX [0.05] ALL AROUND NON SOLDER MASK DEFINED.002 MIN [0.05] ALL AROUND SOLDER MASK DEFINED SOLDER MASK DETAILS 4214846/A 03/2014 NOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. www.ti.com

DBQ0016A EXAMPLE STENCIL DESIGN SSOP - 1.75 mm max height SHRINK SMALL-OUTLINE PACKAGE 16X (.063) [1.6] 1 SYMM 16 16X (.016 ) [0.41] SYMM 14X (.0250 ) [0.635] 8 9 (.213) [5.4] SOLDER PASTE EXAMPLE BASED ON.005 INCH [0.127 MM] THICK STENCIL SCALE:8X 4214846/A 03/2014 NOTES: (continued) 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 9. Board assembly site may have different recommendations for stencil design. www.ti.com

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated