CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

Similar documents
CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN74LV04A-Q1 HEX INVERTER

1 to 4 Configurable Clock Buffer for 3D Displays

CD54HC4015, CD74HC4015

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN75150 DUAL LINE DRIVER

3.3 V Dual LVTTL to DIfferential LVPECL Translator

CD54HC147, CD74HC147, CD74HCT147

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

CD54/74AC283, CD54/74ACT283

CD74AC251, CD74ACT251

5-V Dual Differential PECL Buffer-to-TTL Translator

CD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER

SN75124 TRIPLE LINE RECEIVER

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

CD54HC194, CD74HC194, CD74HCT194

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

Dual Voltage Detector with Adjustable Hysteresis

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

description/ordering information

5-V PECL-to-TTL Translator

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54HC7266, CD74HC7266

CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

SINGLE SCHMITT-TRIGGER BUFFER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

CD54HC4538, CD74HC4538, CD74HCT4538

CD54HC280, CD74HC280, CD54HCT280, CD74HCT280

description logic diagram (positive logic) logic symbol

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54HC109, CD74HC109, CD54HCT109, CD74HCT109

description/ordering information

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

SN75158 DUAL DIFFERENTIAL LINE DRIVER

CD54/74HC123, CD54/74HCT123, CD74HC423, CD74HCT423

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

description/ordering information

CD54HC75, CD74HC75, CD54HCT75, CD74HCT75

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

SN54AC04, SN74AC04 HEX INVERTERS

CD74HC4518, CD54HC4520, CD74HC4520, CD74HCT4520

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

P-Channel NexFET Power MOSFET

CD54HC4538, CD74HC4538, CD54HCT4538, CD74HCT4538

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

3.3 V ECL 1:2 Fanout Buffer

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

SN54ABT125, SN74ABT125 QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

SN74LVC2G04-EP DUAL INVERTER GATE

PRECISION VOLTAGE REGULATORS

L293, L293D QUADRUPLE HALF-H DRIVERS

CD54HC14, CD74HC14, CD54HCT14, CD74HCT14

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

SINGLE 2-INPUT POSITIVE-AND GATE

description/ordering information

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR

Supports Partial-Power-Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

description TPS3836, TPS3838 DBV PACKAGE (TOP VIEW) V DD GND RESET TPS3837 DBV PACKAGE (TOP VIEW)

ORDERING INFORMATION PACKAGE

SN54AC574, SN74AC574 OCTAL D-TYPE EDGE-TRIGGERED FLIP-FLOPS WITH 3-STATE OUTPUTS

CD54HC166, CD74HC166, CD54HCT166, CD74HCT166

Undershoot Protection for OFF Isolation on A Control Inputs Can Be Driven by TTL or. ) Characteristics Latch-Up Performance Exceeds 100 ma Per (r on

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

CD54HC164, CD74HC164, CD54HCT164, CD74HCT164

CD74HC4067, CD74HCT4067

description/ordering information

CD54/74AC280, CD54/74ACT280

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

3.3-V Differential PECL/LVDS to TTL Translator

CD54HC73, CD74HC73, CD74HCT73

CD54HC10, CD74HC10, CD54HCT10, CD74HCT10

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description/ordering information

CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541

Transcription:

Qualified for Automotive Applications Retriggerable/Resettable Capability Trigger and Reset Propagation Delays Independent of R X, C X Triggering From the Leading or Trailing Edge Q and Q Buffered Outputs Available Separate Resets Wide Range of Output Pulse Widths Schmitt-Trigger Input on A and B Inputs Retrigger Time Is Independent of C X Fanout (Over Temperature Range) Standard Outputs... 10 LSTTL Loads Bus Driver Outputs... 15 LSTTL Loads description/ordering information The CD74HC4538 is a dual retriggerable/resettable precision monostable multivibrator for fixed-voltage timing applications. An external resistor (R X ) and CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 Balanced Propagation Delay and Transition Times Significant Power Reduction Compared to LSTTL Logic ICs Voltage = 2 V to 6 V High Noise Immunity N IL or N IH = 30% of, = 5 V 1C X 1R X C X 1R 1A 1B 1Q 1Q GND M OR PW PACKAGE (TOP VIEW) external capacitor (C X ) control the timing and accuracy for the circuit. Adjustment of R X and C X provides a wide range of output pulse widths from the Q and Q terminals. The propagation delay from trigger input-to-output transition and the propagation delay from reset input-to-output transition are independent of R X and C X. Leading-edge triggering (A) and trailing-edge triggering (B) inputs are provided for triggering from either edge of the input pulse. An unused A input should be tied to GND and an unused B input should be tied to. On power up, the IC is reset. Unused resets and sections must be terminated. In normal operation, the circuit retriggers on the application of each new trigger pulse. To operate in the nontriggerable mode, Q is connected to B when leading-edge triggering (A) is used, or Q is connected to A when trailing-edge triggering (B) is used. The period (τ) can be calculated from τ = (0.7) R X, C X ; R MIN is 5 kω. C MIN is 0 pf. ORDERING INFORMATION T A PACKAGE ORDERABLE TOP-SIDE PART NUMBER MARKING SOIC M Tape and reel CD74HC4538QM96Q1 HC4538M 40 C to125 C TSSOP PW Tape and reel CD74HC4538QPWRQ1 HC4538M For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com. Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging. 1 2 3 4 5 6 7 8 16 15 14 13 12 11 10 9 2C X 2R X C X 2R 2A 2B 2Q 2Q Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 2008, Texas Instruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 1

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 FUNCTION TABLE INPUTS OUTPUTS R A B Q Q L X X L H X H X L H X X L L H H L H H NOTE: H = High voltage level L = Low voltage level = Transition from low to high level = Transition from high to low level = one high-level pulse = one low-level pulse X = Irrelevant logic diagram (positive logic) 16 R X 2(14) R1 + Comp II 6(10) C X 1(15) Q R2 8 7(9) High Z Q 3(13) 4(12) 5(11) D R1 R2 FF CL CL Q Q 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

FUNCTION CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 FUNCTIONAL TERMINAL CONNECTIONS TO TERMINAL NUMBER GND TO TERMINAL NUMBER INPUT PULSE TO TERMINAL NUMBER OTHER CONNECTIONS MONO 1 MONO 2 MONO 1 MONO 2 MONO 1 MONO 2 MONO 1 MONO 2 Leading-edge trigger/retriggerable 3, 5 11, 13 4 12 Leading-edge trigger/nonretriggerable 3 13 4 12 5 7 11 9 Trailing-edge trigger/retriggerable 3 13 4 12 5 11 Trailing-edge trigger/nonretriggerable 3 13 5 11 4 6 12 10 NOTES: 1. A retriggerable one-shot multivibrator has an output pulse width that is extended one full time period (T) after application of the last trigger pulse. 2. A nontriggerable one-shot multivibrator has a time period (T) referenced from the application of the first trigger pulse. Input Pulse Train Retriggerable Mode Pulse Width (A Mode) T T Nonretriggerable Mode Pulse Width (A Mode) absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, (see Note 1).............................................. 0.5 V to 7 V Input clamp current, I IK (V I < 0.5 V or V I > + 0.5 V)..................................... ±20 ma Output clamp current, I OK (V O < 0.5 V or V O > + 0.5 V)................................. ±20 ma Switch current per output pin, I O (V O > 0.5 V or V O < + 0.5 V)........................... ±25 ma Continuous current through or GND................................................... ±50 ma Package thermal impedance, θ JA (see Note 2): M package.................................. 73 C/W PW package................................ 108 C/W Maximum junction temperature, T J......................................................... 150 C Lead temperature (during soldering): At distance 1/16 ± 1/32 inch (1,59 ± 0,79 mm) from case for 10 s max....................... 300 C Storage temperature range, T stg................................................... 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTES: 1. All voltages are referenced to GND, unless otherwise specified. 2. The package thermal impedance is calculated in accordance with JESD 51-7. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 3

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 recommended operating conditions (see Note 3) MIN MAX UNIT Supply voltage 2 6 V = 2 V 1.5 V IH High-level input voltage = 4.5 V 3.15 V = 6 V 4.2 = 2 V 0.5 V IL Low-level input voltage = 4.5 V 1.35 V = 6 V 1.8 V I Input voltage 0 V V O Output voltage 0 V t t Input transition (rise and fall) time = 2 V 0 1000 Reset input = 4.5 V 0 500 = 6 V 0 400 = 2 V 0 Unlimited Trigger inputs A or B = 4.5 V 0 Unlimited = 6 V 0 Unlimited R X External timing resistor (see Note 4) 5 kω C X External timing capacitor (see Note 4) 0 F T A Operating free-air temperature 40 125 C NOTES: 3. All unused inputs of the device must be held at or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. 4. The maximum allowable values of R X and C X are a function of leakage of capacitor C X, leakage of the CD74HC4538, and leakage due to board layout and surface resistance. Values of R X and C X should be chosen so that the maximum current into pin 2 or pin 14 is 30 ma. Susceptibility to externally induced noise signals may occur for R X > 1 MΩ. ns 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS I O (ma) T T A = 25 C A = 40 C T A = 40 C V TO 85 C TO 125 C CC MIN MAX MIN MAX MIN MAX UNIT 2 V 1.9 1.9 1.9 V OH V I = V IH or V IL 6 V 5.9 5.9 5.9 V CMOS loads 0.02 4.5 V 4.4 4.4 4.4 4 4.5 V 3.98 3.84 3.7 TTL loads 5.2 6 V 5.48 5.34 5.2 2 V 0.1 0.1 0.1 V OL V I = V IH or V IL 6 V 0.1 0.1 0.1 V CMOS loads 0.02 4.5 V 0.1 0.1 0.1 4 4.5 V 0.26 0.33 0.4 TTL loads 5.2 6 V 0.26 0.33 0.4 I A, B, R 6 V ±0.1 ±1 ±1 I V I = or GND µaa RX C X (see Note 5) 6 V ±0.05 ±0.5 ±0.5 Quiescent 0 6 V 8 80 160 µa I CC V I = or GND Active, Q = high, 0 6 V 0.6 0.8 1 ma Pins 2 and 14 at /4 C IN C L = 50 pf 10 10 10 pf NOTE 5: When testing I IL, the Q output must be high. If Q is low (device not triggered), the pullup P device is ON and the low-resistance path from V DD to the test pin causes a current far exceeding the specification. timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) T T A = 25 C A = 40 C T A = 40 C PARAMETER V TO 85 C TO 125 C CC MIN TYP MAX MIN MAX MIN MAX UNIT 2 V 80 100 120 t w Input pulse width 4.5 V 16 20 24 ns 6 V 14 17 20 2 V 5 5 5 t su Reset setup time 4.5 V 5 5 5 ns 6 V 5 5 5 t rr Retrigger time (see Figure 4) 5 V 175 ns Output pulse-width match, same package ±1 % POST OFFICE BOX 655303 DALLAS, TEXAS 75265 5

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1) PARAMETER FROM TO LOAD (INPUT) (OUTPUT) CAPACITANCE T T A = 25 C A = 40 C T A = 40 C V TO 85 C TO 125 C CC MIN TYP MAX MIN MAX MIN MAX UNIT 2 V 250 315 375 C L = 50 pf 4.5 V 50 63 75 A, B QorQ Q 6 V 43 54 64 C L = 15 pf 5 V 21 t pd 2 V 250 315 375 ns R QorQ Q C L = 50 pf 4.5 V 50 63 75 6 V 43 54 64 C L = 15 pf 5 V 21 2 V 75 95 110 t t C L = 50 pf 4.5 V 15 19 22 ns τ Output pulse width with R X = 10 kω and C X = 0.1 µf C L =50pF 6 V 13 16 19 3 V 0.64 0.78 0.612 0.812 0.605 0.819 5 V 0.63 0.77 0.602 0.798 0.595 0.805 operating characteristics, = 5 V, T A = 25 C, input t r, t f = 6 ns, C L = 15 pf PARAMETER TYP UNIT C pd Power dissipation capacitance (see Note 6) 136 pf NOTE 6: C pd is used to determine the dynamic power consumption, per one shot. P D = (C pd + C X ) V 2 CC f I Σ(C L V 2 CC f O ) f I = input frequency f O = output frequency C L = output load capacitance C X = external capacitance = supply voltage, assuming f I l/τ ms 6 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 PARAMETER MEASUREMENT INFORMATION From Output Under Test Test Point C L = 50 pf (see Note A) High-Level Pulse Low-Level Pulse 50% t w 50% 50% 50% 0 V 0 V LOAD CIRCUIT VOLTAGE WAVEFORMS PULSE DURATIONS Input 50% 50% 0 V t PLH t PHL Reference Input Data Input 50% 10% 50% t su t h 90% 90% 50% 10% 0 V 0 V In-Phase Output Out-of-Phase Output 50% 10% t PHL 90% 90% 90% t r t PLH 50% 50% 10% 10% V OH 50% 10% V OL t f V OH 90% V OL t r t f t f t r VOLTAGE WAVEFORMS SETUP AND HOLD AND INPUT RISE AND FALL TIMES VOLTAGE WAVEFORMS PROPAGATION DELAY AND OUTPUT TRANSITION TIMES NOTES: A. C L includes probe and test-fixture capacitance. B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR 1 MHz, Z O = 50 Ω, t r = 6 ns, t f = 6 ns. C. For clock inputs, f max is measured when the input duty cycle is 50%. D. The outputs are measured one at a time, with one input transition per measurement. E. t PLH and t PHL are the same as t pd. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX 655303 DALLAS, TEXAS 75265 7

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 TYPICAL CHARACTERISTICS 0.7 HC4538 T A = 25 C K Factor 0.69 0.68 10 kω, 10 nf 10 kω,100 nf 100 kω, 100 nf 100 kω, 10 nf 0.67 2 3 4 4.5 5 5.5 6 DC Supply Voltage V Figure 2. K Factor vs DC Supply Voltage K Factor 1.3 1.2 1.1 1 0.9 0.8 0.7 0.6 HC4538 = 5 V T A = 25 C 2 kω 10 kω 100 kω t rr, TYP MIN Retrigger Time ns 10 4 10 3 102 = 4.5 V = 5 V T A = 25 C R X = 10 kω 10 102 103 104 105 C X Timing Capacitance pf Figure 3. K Factor vs C X 10 102 103 104 C X Timing Capacitance pf Figure 4. Minimum Retrigger Time vs Timing Capacitance 8 POST OFFICE BOX 655303 DALLAS, TEXAS 75265

power-down mode CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR SCLS595A NOVEMBER 2004 REVISED APRIL 2008 TYPICAL APPLICATION DATA During a rapid power-down condition (as would occur with a power-supply short circuit with a poorly filtered power supply), the energy stored in C X could discharge into pin 2 or pin 14. To avoid possible device damage in this mode when C X is 0.5 µf, a protection diode with a 1-A rating or higher (1N5395 or equivalent) and a separate ground return for C X should be provided (see Figure 5). An alternate protection method is shown in Figure 6, where a 51-Ω current-limiting resistor is inserted in series with C X. Note that a small pulse-duration decrease occurs, however, and R X must be increased appropriately to obtain the originally desired pulse duration. R X R X 2 (14) 16 2 (14) 16 C X 0.5 µf 1 (15) 8 51 Ω C X 0.5 µf 1 (15) 8 Figure 5. Rapid-Power-Down Protection Circuit Figure 6. Alternative Rapid-Power-Down Protection Circuit POST OFFICE BOX 655303 DALLAS, TEXAS 75265 9

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan CD74HC4538QM96G4Q1 ACTIVE SOIC D 16 2500 Green (RoHS & no Sb/Br) CD74HC4538QPWRG4Q1 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) CD74HC4538QPWRQ1 ACTIVE TSSOP PW 16 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 125 HC4538M CU NIPDAU Level-1-260C-UNLIM -40 to 125 HC4538M CU NIPDAU Level-1-260C-UNLIM -40 to 125 HC4538M Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF CD74HC4538-Q1 : Catalog: CD74HC4538 Military: CD54HC4538 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 TAPE AND REEL INFORMATION *All dimensions are nominal Device CD74HC4538QPWRG4Q 1 Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 CD74HC4538QPWRQ1 TSSOP PW 16 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Mar-2013 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) CD74HC4538QPWRG4Q1 TSSOP PW 16 2000 367.0 367.0 35.0 CD74HC4538QPWRQ1 TSSOP PW 16 2000 367.0 367.0 35.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Instruments Incorporated