Challenges in RF Simulation

Similar documents
Lecture 8. Jaeha Kim. Seoul National University

FOR THE MOST CHALLENGING TELECOM AND WIRELESS DESIGNS

Introduction to RF Simulation and Its Applications

Analog-to-Digital Converter Performance Signoff with Analog FastSPICE Transient Noise at Qualcomm

VCO Design Using SpectreRF. SpectreRF Workshop. VCO Design Using SpectreRF MMSIM6.0USR2. November

Simulation of Radio Frequency Integrated Circuits

A Top-Down Microsystems Design Methodology and Associated Challenges

Evaluation of Package Properties for RF BJTs

Top-Down Design of Mixed-Signal Circuits

WIRELESS transmitters and receivers can be conceptually

MODELING AND SIMULATION FOR RF SYSTEM DESIGN

INTRODUCTION TO TRANSCEIVER DESIGN ECE3103 ADVANCED TELECOMMUNICATION SYSTEMS

Mixed Signal Virtual Components COLINE, a case study

MODELING AND SIMULATION FOR RF SYSTEM DESIGN

Efficiently simulating a direct-conversion I-Q modulator

LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF)

PA Design Using SpectreRF. SpectreRF Workshop. Power Amplifier Design Using SpectreRF MMSIM6.0USR2. November

LNA Design Using SpectreRF. SpectreRF Workshop. LNA Design Using SpectreRF MMSIM6.0USR2. November

Policy-Based RTL Design

Course Outcome of M.Tech (VLSI Design)

Appendix. Harmonic Balance Simulator. Page 1

Cosimulating Synchronous DSP Applications with Analog RF Circuits

A Time Domain Behavioral Model for Oscillators Considering Flicker Noise

RF and Baseband Techniques for Software Defined Radio

Direct-Conversion I-Q Modulator Simulation by Andy Howard, Applications Engineer Agilent EEsof EDA

Termination Insensitive Mixers By Howard Hausman President/CEO, MITEQ, Inc. 100 Davids Drive Hauppauge, NY

EECS240 Spring Advanced Analog Integrated Circuits Lecture 1: Introduction. Elad Alon Dept. of EECS

Teaching Staff. EECS240 Spring Course Focus. Administrative. Course Goal. Lecture Notes. Elad s office hours

An Oscillator Puzzle, An Experiment in Community Authoring

Verification of the RF Subsystem within Wireless LAN System Level Simulation

THE BASICS OF RADIO SYSTEM DESIGN

ETSI Standards and the Measurement of RF Conducted Output Power of Wi-Fi ac Signals

High-Performance Analog and RF Circuit Simulation using the Analog FastSPICE Platform at Columbia University. Columbia University

Appendix. RF Transient Simulator. Page 1

Faculty of Engineering 4 th Year, Fall 2010

Nonlinearities in Power Amplifier and its Remedies

Ansys Designer RF Training Lecture 3: Nexxim Circuit Analysis for RF

Analysis and Simulation of CTIA-based Pixel Reset Noise

New System Simulator Includes Spectral Domain Analysis

Radio Receiver Architectures and Analysis

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Session 3. CMOS RF IC Design Principles

Overview and Challenges

A Simplified Extension of X-parameters to Describe Memory Effects for Wideband Modulated Signals

Chipcon SmartRF CC1020 Low Power RF Transceiver Circuit Analysis

UNIT-III POWER ESTIMATION AND ANALYSIS

How to Utilize a Windowing Technique for Accurate DFT

Lecture 10. Jaeha Kim Mixed-Signal IC and System Group (MICS) Seoul National University

AMS Verification for High Reliability and Safety Critical Applications by Martin Vlach, Mentor Graphics

IN the past few years, superconductor-based logic families

A Review of Phase Locked Loop Design Using VLSI Technology for Wireless Communication.

CHARACTERIZATION OF SDR/CR FRONT-ENDS FOR IMPROVED DIGITAL SIGNAL PROCESSING ALGORITHMS. Diogo C. Ribeiro, Pedro Miguel Cruz, and Nuno Borges Carvalho

INF3430 Clock and Synchronization

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

Computer Logical Design Laboratory

The Need for Gate-Level CDC

A Signature Test Framework for Rapid Production Testing of RF Circuits

The wireless industry

High Data Rate QPSK Modulator with CCSDS Punctured FEC channel Coding for Geo-Imaging Satellite

CS 6135 VLSI Physical Design Automation Fall 2003

Statistical Link Modeling

Satellite Tuner Single Chip Simulation with Advanced Design System

SiGe PLL design at 28 GHz

Automated Oscillator Macromodelling Techniques for Capturing Amplitude Variations and Injection Locking

A 1.9GHz Single-Chip CMOS PHS Cellphone

Modeling Your Systems in ADS

2. There are many circuit simulators available today, here are just few of them. They have different flavors (mostly SPICE-based), platforms,

Non-linear Control. Part III. Chapter 8

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

Agilent PNA Microwave Network Analyzers

Fundamentals of RF Design RF Back to Basics 2015

Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

A Simplified Extension of X-parameters to Describe Memory Effects for Wideband Modulated Signals

WHITE PAPER. Hybrid Beamforming for Massive MIMO Phased Array Systems

European Conference on Nanoelectronics and Embedded Systems for Electric Mobility

On the Design of Software and Hardware for a WSN Transmitter

Research and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong

System-Level Time-Domain Behavioral Modeling for A Mobile WiMax Transceiver

Electronic Circuit Simulation Tools Using Pspice On Ac Analysis

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Leakage Power Minimization in Deep-Submicron CMOS circuits

Design of Wireless Transceiver in 0.18um CMOS Technology for LoRa application

Receiver Architecture

Direct Digital Synthesis Primer

Digital Analog Design: Enabling Mixed-Signal System Validation

THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS

PRACTICAL PROBLEMS INVOLVING PHASE NOISE MEASUREMENTS

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

Questa ADMS. Analog-Digital Mixed-Signal Simulator. Mixed-Signal Simulator for Modern Design. A Flexible Mixed-Signal Strategy

Improving Test Coverage and Eliminating Test Escapes Using Analog Defect Analysis

APPLICATION NOTE 695 New ICs Revolutionize The Sensor Interface

Analysis and Design of Autonomous Microwave Circuits

SmartSpice RF Harmonic Balance Based RF Simulator. Advanced RF Circuit Simulation

Behavioral Modeling and Simulation of Micromechanical Resonator for Communications Applications

Analog to Digital Converters

Yield-driven Robust Iterative Circuit Optimization

Extension of X-parameters to Include Long-Term Dynamic Memory Effects

Transceiver Architectures (III)

Transcription:

Challenges in RF Simulation Ken Kundert IEEE RFIC Symposium, 2005 It has been 10 years since the first RF circuit simulator was released. It was SpectreRF, released in 1996, that was the first simulator to focus primarily on RF circuits (as evidenced by the name) and the first simulator to employ Krylov methods, which give it the capacity to handle RF circuits. 1

RF Simulators Exploit nature of RF circuits to run efficiently Assume sparse spectrum, few harmonics Steady State Transient V V f f RF simulators answer questions that are either not practical or not possible to answer with general purpose simulators. They do this by exploiting certain characteristics of RF circuits, the most important being the relative sparsity in the spectrum of RF signals. However, these signals have markedly different characteristics, and so require different simulation techniques to produce results efficiently. 2

Assumptions of RF Simulators Only one type of signal present Quasiperiodic with few fundamentals ( 3), Or slowly modulated periodic carrier Small number of harmonics Small number of oscillator modes ( 1) Near-linear signal path No Verilog or VHDL Purely transistor level Verilog-A okay if no hidden state Here are more details on the types of assumptions that must be satisfied for RF simulators to be efficient. The point is that these assumptions are typically not satisfied by non-rf circuits. Some are mutually exclusive, so multiple analyses must be provided. Putting it another way, each analysis is only suitable for a subset of RF circuits. 3

Consequences of Assumptions RF simulators provide many analyses Each suitable for a small range of situations SpectreRF: PSS, PAC, PXF, PNoise, PSP, Envelope, QPSS, QPAC, QPXF, QPNoise, QPSP Many situations still not covered Ex., semi-autonomous and poly-autonomous circuits Analyses often cannot be applied to diverse circuits Discussed today Difficult to use: too many analyses Discussed at CICC-05 As a natural consequence of these assumptions or constraints, an RF simulator must provide a collection of analyses, each of which would be applied in particular situations. SpectreRF, which certainly went a bit overboard, has 11 RF analyses at last count. But even if similar analyses were combined, there would still be at least 5 or 6. This need for multiple analyses has two undesirable consequences. 1. As circuits become larger and more diverse, it becomes more and more likely that a circuit cannot be analyzed by any RF analysis because for every analysis there is some part of the circuit that violates its assumptions. 2. Each analysis has an associated learning curve, and having a large number of analyses would cause the simulator to be hard to use. In fact, the more analyses, the more likely it is that a user is using an analysis poorly or not at all because they not as familiar with it as they should be. This first topic is the issue that will be discussed today. The second topic will be discussed in an invited paper at CICC this year. 4

RF Simulators Work well on individual functional blocks Amplifiers, mixers, oscillators, filters, etc. Segments of RF signal path Work poorly on algorithmic blocks ADC, DAC, PLL (frequency synthesizer) Anything ΔΣ Work poorly on heterogeneous systems Full transmitter or receiver Digital calibration or adaptation The conclusion of all this is that RF simulators can be expected to work well on individual functional blocks (amplifiers, mixers, oscillators, filters, etc.), or perhaps simple combinations of such blocks, such as fragments of an RF signal path. However, they do not work well on algorithmic blocks such as data converters, PLLs, or anything that involves delta-sigma modulation. They also do not work well on heterogeneous systems. Such systems are generally large, and include algorithmic blocks. Examples include a full transmitter or receiver, as it includes the frequency synthesizer and perhaps the data converters. It also includes circuits that incorporate digital calibration or adaptation as such circuits generally contain significant amounts of digital control logic. 5

Heterogeneous Systems Result from need for higher integration Leads to larger, more diverse systems Examples: Transceiver with Synthesizer Converters Result from more challenging requirements Leads to increasing use of error correction Examples Adaptive filtering, biasing and predistortion Offset, gain, quadrature error correction Modes Sub-ranging The fact that RF simulators cannot be applied to heterogeneous systems is a huge bummer because such systems are becoming much more common. Competitive pressures are driving the trend toward larger more integrated transceivers, which in turn is drives the need to analyze the larger, more diverse systems. Advances in standards (3-G, 802.11g/n, etc.) are placing higher and higher demands on the performance of RF systems in order to provide the end users more features, capabilities and capacity. Designers are coming up with more sophisticated approaches to delivering that performance by exploiting relatively inexpensive digital transistors. A broad variety of techniques are being used, including adaptive filtering, biasing, gain and predistortion; offset, gain, quadrature and matching correction; sub-ranging, and increasing use of specialized modes, etc. 6

What s Needed? Ability to verify heterogeneous RF systems Larger more complex RFICs Digital control and error correction logic Going forward, there is a strong need to be able to simulate heterogeneous RF systems. 7

What are Our Options? Revert to general purpose simulators SPICE or timing simulators Too slow, insufficient accuracy Not informative enough (no noise analysis) Develop more general RF algorithms Nothing on horizon Co-simulation Link RF kernel to Spice or event-driven kernel Difficult, limited Macromodeling Difficult and limited Given this need, what are our options? We can revert back to using SPICE class simulators, or their higher capacity cousins, the timing (or fast-spice) simulators. Unfortunately, timing simulators are marginal at best on RF circuits, and both types of simulator are simply too slow for verifying large complex RF circuits. In addition, many of the more interesting characteristics of RF circuits, such as noise, cannot be predicted using SPICE-like simulators. We could develop more general RF algorithms, algorithms that can both provide the efficiency on RF circuits of the current RF simulators while also being able to efficiently handle a wide variety of other types of circuits. Unfortunately, there seems to be little to no effort being expended to develop such simulators, and there is nothing that will be available in the foreseeable future. There is co-simulation, where RF simulators are linked to other more flexible simulators, such as SPICE or AMS simulators. There are some very early version currently on the market, such as Ptolomy-ADS. However, such simulators will be difficult to develop, and even more difficult to make broadly applicable. Progress here is expected to be slow. The last option is macromodeling. Here designers develop models for the RF blocks, and then simulate those models along with high-level models of the rest of the system. Such models tend to be very hard to develop, limited, and fragile. In summary, here are no satisfying options available. 8

Co-Simulation RF-MS Simulator RF Kernel Netlist Partition IKC Results Challenges Partitioning Non-RF Kernel Synchronization & Inter-Kernel Communication (IKC) SPICE Fast SPICE Verilog System A bit more on co-simulation Co-simulation is characterized by having an RF simulation kernel linked to another simulation kernel. This assumes that the circuit can be easily partitioned between the kernels, and that the kernels communicate in order to coordinate the simulation. Any type of automatic partition would be very difficult if not impossible. And the synchronization and inter-kernel communication puts constraints on what kinds of simulations can be performed and how efficient they can be. They might also place requirements on the kernels that would be practically very difficult to achieve. 9

Envelope simulation Envelope Simulation Progress of time Slow modulation allows cycles to be skipped Step rejected Iterate to convergence Non-RF kernel must be able to back up one or more cycles What happens to ITC when envelope is skipping cycles Envelope simulation would typically be used with co-simulation. Envelope simulation presents some difficult challenges for co-simulation. One example is the need to back up. SPICE class simulators need the ability to try a time point, and reject it if the resulting error would be too large. RF simulators take this issue to another level. With envelope simulations, it is common to reject not just a single time point, but they often also reject a complete period s worth of time steps. Thus, the non-rf kernel would also need the ability to roll back time to a relatively distant point in the past. Many non-rf kernels are not equipped to do that or cannot do it efficiently. Another issue is the inter-kernel communication (IKC) that occurs while the envelope simulators are skipping cycles. It might occur on every cycle if the non-rf kernel is providing the clock signal for the RF kernel. Thus, the effect of this IKC must be taken into account, but it also must done is such a way that the RF kernel is still able to skip cycles. 10

Macromodeling Build models of individual blocks Extract model parameters Simulate system using block models Challenges Models can be exceedingly difficult to create and fit Notoriously difficult to automate macromodeling process Models are usually incomplete Macromodeling, if anything, is even more difficult to do than co-simulation. Here you would build models of individual blocks, either using an automatic process if it existed, or more likely, doing it by hand. Building the model by hand would involve pursuing complex and often laborious or fragile fitting procedures. Effective automated approaches are available for very specific types of block types whereas automated approaches that try to be very general are usually fragile or impractical. The difficulty of building and extracting macromodels generally results in the model being incomplete or single-purpose. 11

Outlook Co-simulation and macromodeling are Promising but immature Very difficult to generalize Unlikely to be a general solution EDA will likely not solve your problem In the foreseeable future Currently the likelihood that EDA will develop a solution that addresses the problem of simulating heterogeneous RF systems anytime soon is low. The co-simulation and macromodeling problems are notoriously difficult, and unlikely to yield a general solution. In addition, progress is expected to be quite slow. 12

What is One to Do? Must change your design methodology Top-down verification See Principles of top-down mixed-signal design from www.designers-guide.com/documents.html Careful verification planning Judicious use of co-simulation and macromodeling Consider use of dedicated verification engineers Instead, as it often does, the problem shifts onto the design team. When effective verification tools do not exist, the design team must adjust by employing a methodology that minimizes the risk of failure. This is generally done by careful verification planning and judicious use of the tools that are available. Consider adding to the design team a dedicated verification engineer that is responsible for developing and implementing a verification strategy. 13

Thank You Look for part 2, A A Measurement Description Language at CICC 2005 Ken Kundert Designer s Guide Consulting ken@designers-guide.com www.designers-guide.com The remainder of this talk was to be on using the concept of user definable measurements to make RF simulators both more powerful and easier to use. Unfortunately I was not able to cover both of these topics in the time allotted. Instead, I will be discussing measurements in more depth at CICC in September. Of course I will take any questions you may have now, but you may also send them to be or post them on my website. 14