A Resonance-Free Power Delivery System Design Methodology applying 3D Optimized Extended Adaptive Voltage Positioning.

Similar documents
Quick guide to Power. V1.2.1 July 29 th 2013

Power Plane and Decoupling Optimization. Isaac Waldron

Chuck Corley. NPD Applications Engineering

Decoupling Capacitance

ANSYS CPS SOLUTION FOR SIGNAL AND POWER INTEGRITY

Noise Aware Decoupling Capacitors for Multi-Voltage Power Distribution Systems

PDS Impact for DDR Low Cost Design

PDN design and analysis methodology in SI&PI codesign

Automotive PCB SI and PI analysis

Electromagnetic Analysis and Verification of Probe Card Performance for First Pass System Success

doi: info:doi/ /icpe

Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

Intro. to PDN Planning PCB Stackup Technology Series

Power integrity is more than decoupling capacitors The Power Integrity Ecosystem. Keysight HSD Seminar Mastering SI & PI Design

PCB power supply noise measurement procedure

Automatic Package and Board Decoupling Capacitor Placement Using Genetic Algorithms and M-FDM

Vishram S. Pandit, Intel Corporation (916) ]

Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.

DC-DC Transformer Multiphase Converter with Transformer Coupling for Two-Stage Architecture

Effect of Power Noise on Multi-Gigabit Serial Links

Innovations in EDA Webcast Series

Decoupling capacitor placement

The Facts about the Input Impedance of Power and Ground Planes

Design of the Power Delivery System for Next Generation Gigahertz Packages

Session 5 PCB Advancements And Opportunities

Design Considerations for VRM Transient Response Based on the Output Impedance

Relationship Between Signal Integrity and EMC

CHQ SERIES. Surface Mount Chip Capacitors: Ultra High Frequency

System Co-design and optimization for high performance and low power SoC s

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Small Signal Analysis for LLC Resonant Converter

An Enhanced Design Methodology for Resonant Clock. Trees

Engineering the Power Delivery Network

EM Noise Mitigation in Electronic Circuit Boards and Enclosures

An Initial Case Study for BIRD95: Enhancing IBIS for SSO Power Integrity Simulation

Characterization of Alternate Power Distribution Methods for 3D Integration

Development and Validation of IC Models for EMC

LTE Small-Cell Base Station Antenna Matched for Maximum Efficiency

A Simulation Study of Simultaneous Switching Noise

Development and Validation of a Microcontroller Model for EMC

DL-150 The Ten Habits of Highly Successful Designers. or Design for Speed: A Designer s Survival Guide to Signal Integrity

Wideband On-die Power Supply Decoupling in High Performance DRAM

Ensuring Signal and Power Integrity for High-Speed Digital Systems

EMI Reduction on an Automotive Microcontroller

Basic Concepts C HAPTER 1

Fully Integrated Switched-Capacitor DC-DC Conversion

Simulation and Measurement of an On-Die Power-Gated Power Delivery System

Effect of Power Distribution Network Design on RF circuit performance for 900MHz RFID Reader

Silicon Interposers enable high performance capacitors

Application Note 318. Flex Power Modules. PKM 4817LNH Parallel Operation with Droop Load Sharing

High Speed Design Issues and Jitter Estimation Techniques. Jai Narayan Tripathi

Considerations in High-Speed High Performance Die-Package-Board Co-Design. Jenny Jiang Altera Packaging Department October 2014

Understanding, measuring, and reducing output noise in DC/DC switching regulators

MSPP Page 1. MSPP Competencies in SiP Integration for Wireless Applications

Wireless Power Transfer. CST COMPUTER SIMULATION TECHNOLOGY

3D IC-Package-Board Co-analysis using 3D EM Simulation for Mobile Applications

Design Fundamentals by A. Ciccomancini Scogna, PhD Suppression of Simultaneous Switching Noise in Power and Ground Plane Pairs

AN ADAPTIVE voltage positioning (AVP) scheme has

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

Reducing Noise in Power Distribution Networks On time and In Budget

SSO Noise, Eye Margin, and Jitter Characterization for I/O Power Integrity

A Co-design Methodology of Signal Integrity and Power Integrity

Signal Integrity Modeling and Simulation for IC/Package Co-Design

APPLICATIONS OF MOATS, VOLTAGE REGULATOR MODULES, AND DECOUPLING CAPACITORS TO SUPPRESS DELTA-I NOISE

Taking the Mystery out of Signal Integrity

System Power Distribution Network Theory and Performance with Various Noise Current Stimuli Including Impacts on Chip Level Timing

Si-Interposer Collaboration in IC/PKG/SI. Eric Chen

Electromagnetic Analysis of AC Coupling Capacitor Mounting Structures

DesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems

ENGR4300 Test 3A Fall 2002

PCB Routing Guidelines for Signal Integrity and Power Integrity

CIRCUITS. Raj Nair Donald Bennett PRENTICE HALL

Methodology for MMIC Layout Design

Minimization of Reflection from AC Coupling Capacitors

2.5D & 3D Package Signal Integrity A Paradigm Shift

Lecture 18 SOI Design Power Distribution. Midterm project reports due tomorrow. Please post links on your project web page

Wen Jiang *, Tao Hong, and Chao Li National Key Laboratory of Antennas and Microwave Technology, Xidian University, Xi an, Shaanxi , P. R.

Technology in Balance

Optimizing On Die Decap in a System at Early Stage of Design Cycle

Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs

Target Impedance and Rogue Waves Panel discussion

ECE 497 JS Lecture 16 Power Distribution

IEEE CX4 Quantitative Analysis of Return-Loss

Power Supply Networks: Analysis and Synthesis. What is Power Supply Noise?

Methodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard

Signal Integrity Design of TSV-Based 3D IC

Frequently Asked EMC Questions (and Answers)

Device-Specific Power Delivery Network (PDN) Tool User Guide

Design and Matching of a 60-GHz Printed Antenna

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

A Novel Technique to Reduce the Switching Losses in a Synchronous Buck Converter

Chip Package - PC Board Co-Design: Applying a Chip Power Model in System Power Integrity Analysis

DesignCon Characterizing and Selecting the VRM. Steve Sandler, Picotest

Compensation for Simultaneous Switching Noise in VLSI Packaging Brock J. LaMeres University of Colorado September 15, 2005

Reliable World Class Insights Your Silicon Valley Partner in Simulation ANSYS Sales, Consulting, Training & Support

DC/DC Converter. Introduction

Lecture 17. Low Power Circuits and Power Delivery

04/29/03 EE371 Power Delivery D. Ayers 1. VLSI Power Delivery. David Ayers

A Simulation Methodology for Wirebonds Interconnects of Radiofrequency Integrated Circuits

Transcription:

A Resonance-Free Power Delivery System Design Methodology applying 3D Optimized Extended Adaptive Voltage Positioning Tao Xu Brad Brim

Agenda Adaptive voltage positioning (AVP) Extended adaptive voltage positioning (EAVP) Optimized extended adaptive voltage positioning Method Real case application Time domain verification 2 2012 Cadence Design Systems, Inc. All rights reserved.

Adaptive Voltage Positioning (AVP) AVP method was originally proposed to design a VRM with a bulk capacitor A flat PDS impedance can be achieved, if the component values are satisfied the conditions: Rvrm=Rbulk, Rbulk*Cbulk=Lvrm/Rvrm 3 2012 Cadence Design Systems, Inc. All rights reserved.

Extended Adaptive Voltage Positioning (EAVP) To yield a flat PDS impedance the ESR of decoupling stage N must me be equal to the ESR of decoupling stage N-1. the RC time constant of decoupling stage N must be equal to the L/R time constant of stage N-1. 4 2012 Cadence Design Systems, Inc. All rights reserved.

Optimized Extended Adaptive Voltage Positioning Why 1D EVAP circuit topology does not correspond well to the complex 3D nature of a modern PDS. vertically-stacked power planes laterally-distributed decaps Decapsare located on top and bottom of boards and packages. The RLC element values required at each level of the PDS are often difficult to implement with commercially available components 5 2012 Cadence Design Systems, Inc. All rights reserved.

Optimized Extended Adaptive Voltage Positioning How EAVP was used to select capacitors for the initial PDS design. Then 3D EM analysis was applied to characterize the 3D PDS structure with capacitors placement diversity across multiple levels of the PDS (board-package-chip) and the ability to select capacitors from a library of commercially available components 6 2012 Cadence Design Systems, Inc. All rights reserved.

Real system design An 6 layer FCBGA package An 8 layer board A 1 mω and 5.4 nh VRM Design goal :5 mωpds impedance Interested frequency range: DC to 2 GHz. 7 2012 Cadence Design Systems, Inc. All rights reserved.

Calculation with EVAP 8 2012 Cadence Design Systems, Inc. All rights reserved.

First level system calculation The result for capacitor is not applicable directly 9 2012 Cadence Design Systems, Inc. All rights reserved.

Real cap lib selection Several caps were chosen based on EVAP calculation result among commercially available component. 10 2012 Cadence Design Systems, Inc. All rights reserved.

Performance with no cap When no cap was assembled on the system, the system works as above. The maximum impedance achieves to 38 ohm 11 2012 Cadence Design Systems, Inc. All rights reserved.

Optimization structure Whole system including Cdie, package, caps on package, board and caps on board was consider as a whole. 3D EM solver was used to do optimization. 12 2012 Cadence Design Systems, Inc. All rights reserved.

Performance vs. Cost The best performance vs. lest cost design will be find automatically by OptimizePI. 13 2012 Cadence Design Systems, Inc. All rights reserved.

Optimization process Optimization is in processing. Several scheme will be provided with different performance and cost. 14 2012 Cadence Design Systems, Inc. All rights reserved.

Placement 15 2012 Cadence Design Systems, Inc. All rights reserved.

Final result in frequency domain 16 2012 Cadence Design Systems, Inc. All rights reserved.

Time domain verification A step device current source of 1 amp was applied to verify performance in time domain. A 50 mv PDS noise voltage results is shown at the active device pins. 17 2012 Cadence Design Systems, Inc. All rights reserved.

Conclusion A novel and easily-realized PDS design method was proposed for resonance-free PDS design. The 1D EAVP method was used to generate the initial 3D PDS design. The initial design was then characterized numerically with 3D EM analysis and subsequently optimized with circuit analysis for maximum performance and minimum cost. The time domain noise voltage of this frequency domain Optimized-EVAP method was verified to yield only 50 mv PDS noise. This design method is quick and yields 3D PDS designs that are easily implemented with commercially available components. 18 2012 Cadence Design Systems, Inc. All rights reserved.

Reference Yao, K.; Ren, Y.andSun, J., Adaptive voltage position design for voltage regulators Applied Power Electronics Conference and Exposition, 2004. IEEEn Om P.Mandhana, Effect of Resonant Free Power Delivery Network Design on VRM Performance, Applied Power Electronics Conference and Exposition, 2005. APEC 2005. Twentieth Annual IEEE Volume 1,6-10 March 2005 Page(s):183-190 Vol. 1 n Alex Waizmanand Chee-Yee Chung, Resonant Free Power Network Design UsingvExtended Adaptive Voltage Positioning (EAVP) Methodology, IEEE Transactions on Advanced Packaging, vol24, No. 3, August 2001 19 2012 Cadence Design Systems, Inc. All rights reserved.

20 2012 Cadence Design Systems, Inc. All rights reserved.