Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

Similar documents
ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

ISSN: International Journal of Engineering and Innovative Technology (IJEIT) Volume 1, Issue 2, February 2012

Single-Ended to Differential Converter for Multiple-Stage Single-Ended Ring Oscillators

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

A Low Noise, Voltage Control Ring Oscillator Based on Pass Transistor Delay Cell

Low Power Wide Frequency Range Current Starved CMOS VCO in 180nm, 130nm and 90nm CMOS Technology

Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop

Analysis and Design of a Low phase noise, low power, Wideband CMOS Voltage Controlled Ring Oscillator in 90 nm process

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

NEW WIRELESS applications are emerging where

DESIGNING A NEW RING OSCILLATOR FOR HIGH PERFORMANCE APPLICATIONS IN 65nm CMOS TECHNOLOGY

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

A performance comparison of single ended and differential ring oscillator in 0.18 µm CMOS process

A Low Phase Noise LC VCO for 6GHz

ISSCC 2004 / SESSION 21/ 21.1

A New Approach for Op-amp based VCO Design Using 0.18um CMOS Technology

Phase Locked Loop Design for Fast Phase and Frequency Acquisition

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3

Quiz2: Mixer and VCO Design

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

A 3-10GHz Ultra-Wideband Pulser

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

ISSN:

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Optimization of Digitally Controlled Oscillator with Low Power

A CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE

CH85CH2202-0/85/ $1.00

Long Range Passive RF-ID Tag With UWB Transmitter

Design of 2.4 GHz Oscillators In CMOS Technology

10 GHz Voltage Controlled Ring Oscillator for High Speed Application in 130nm CMOS Technology

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

A Robust Oscillator for Embedded System without External Crystal

Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters

SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

Voltage Controlled Ring Oscillator Design with Novel 3 Transistors XNOR/XOR Gates

DESIGN OF LOW-VOLTAGE WIDE TUNING RANGE CMOS MULTIPASS VOLTAGE-CONTROLLED RING OSCILLATOR

CMOS Current Starved Voltage Controlled Oscillator Circuit for a Fast Locking PLL

FFT Analysis, Simulation of Computational Model and Netlist Model of Digital Phase Locked Loop

Low Phase Noise CMOS Ring Oscillator VCOs for Frequency Synthesis

VCO Design using NAND Gate for Low Power Application

A 6.0 GHZ ICCO (INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR) WITH LOW PHASE NOISE

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June ISSN

Design of Low-Phase-Noise CMOS Ring Oscillators

Designing a fully integrated low noise Tunable-Q Active Inductor for RF applications

433MHz front-end with the SA601 or SA620

A Novel Low Power Digitally Controlled Oscillator with Improved linear Operating Range

A 5.99 GHZ INDUCTOR-LESS CURRENT CONTROLLED OSCILLATOR FOR HIGH SPEED COMMUNICATIONS

Efficient VCO using FinFET

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

Analysis and Design of a 1GHz PLL for Fast Phase and Frequency Acquisition

Energy Efficient and High Speed Charge-Pump Phase Locked Loop

An Efficient Design of CMOS based Differential LC and VCO for ISM and WI-FI Band of Applications

DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS

Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

Taheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop

ALTHOUGH zero-if and low-if architectures have been

Bootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application

Low Power Phase Locked Loop Design with Minimum Jitter

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

6,064,277 A * 5/2000 Gilbert 331/117 R 6,867,658 Bl * 3/2005 Sibrai et al 331/185 6,927,643 B2 * 8/2005 Lazarescu et al. 331/186. * cited by examiner

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

AVoltage Controlled Oscillator (VCO) was designed and

High Speed Communication Circuits and Systems Lecture 14 High Speed Frequency Dividers

OSC2 Selector Guide appears at end of data sheet. Maxim Integrated Products 1

Design of VCOs in Global Foundries 28 nm HPP CMOS

An Optimal Design of Ring Oscillator and Differential LC using 45 nm CMOS Technology

A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram

/$ IEEE

Ring Oscillator Using Replica Bias Circuit

International Journal of Modern Trends in Engineering and Research e-issn No.: , Date: 2-4 July, 2015

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

NOVEL OSCILLATORS IN SUBTHRESHOLD REGIME

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

High-Robust Relaxation Oscillator with Frequency Synthesis Feature for FM-UWB Transmitters

Design of Low Noise 16-bit CMOS Digitally Controlled Oscillator

A multi-band single-loop PLL frequency synthesizer with dynamically-controlled switched tuning VCO Samuel, A.M.; Pineda de Gyvez, J.

Lecture 20: Passive Mixers

Analysis of phase Locked Loop using Ring Voltage Controlled Oscillator

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

A 82.5% Power Efficiency at 1.2 mw Buck Converter with Sleep Control

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

Low Cost Transmitter For A Repeater

A 5 GHz DIGITALLY CONTROLLED SYNTHESIZER IN 90NM CMOS

Transcription:

RESEARCH ARTICLE OPEN ACCESS Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System Rachita Singh*, Rajat Dixit** *(Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida) ** (Department of Electronics and Communication Engineering, Jaypee Institute of Information Technology, Noida) ABSTRACT Voltage Controlled Oscillator is one of the most imperative blocks in the present communication system. It finds application in both wired as well as wireless communication as clock generator, frequency synthesizer and system synchronizer. The desirable characteristics of a VCO are high frequency, low phase noise, low power, low voltage and enhanced range of tuning. A three stage CMOS voltage controlled ring oscillator based on differential architecture and a LC tank voltage-controlled ring oscillator based on cross coupled architecture hasbeen designed by using 32nm and 90 nm technology respectively. The former VCO has a tuning range spanning from 733.718 MHz to 2.065 GHz with a phase noise of -79.4dBc/Hz while the latter possess better phase noise of -89.7dBc/Hz at the cost of reduced tuning range spanning from 4.5GHZ to 4.9GHZ only which is comparatively lesser than its counterpart. Keywords: Differential ended Ring Oscillator, LC Tank Oscillator, Phase Noise, Tuning Range, Voltage Controlled Oscillator I. INTRODUCTION Oscillators are a central part in numerous electronic frameworks. Applications utilizing oscillators encompass clock generation in microchips to frequency translation in cell phones. Distinctive application likewise requires diverse arrangement of oscillator execution parameters. As today's integrated circuits are converging towards CMOS, the plan of robust and high performance CMOS oscillators, all the more particularly, voltage-controlled oscillators (VCOs), has turned out to be extremely important. The key measurements of a VCO comprise of: frequency of oscillation, tuning range, phase noise, and power utilization. The oscillation frequency is controlled by the application in which the VCO is utilized as a part of, for example, microprocessor or mobile phone. The tuning range is ascertained by the need of the application and the oscillation frequency variation on the account of process and temperature changes. The center frequency of some CMOS oscillators may differ by a variable of two at the extremes of process and temperature [1], therefore a wide tuning range is exceptionally attractive. Low phase noise VCOs has turned into a subject of research owing to immense development in wireless communication. Accordingly the necessity of phase noise in the oscillator turns out to be more stringent. In advanced microprocessors, the phase noise of the oscillator will influence the jitter of the clock signal and the timing margin, hence confines framework execution. In conclusion, power utilization is critical for mobile applications, for example, phones and portable PCs where a battery supply the power. A low power configuration will expand the battery life and provide long term power autonomy. II. VCO TOPOLOGIES 2.1 Ring VCO A ring oscillator comprises of number of delay stages in a loop, which forms an unstable negative feedback circuit [2-6]. Fundamental ring oscillator utilizes single-ended CMOS inverters instead of amplification stages as required in LC oscillators.no less than three inverters are required to form voltage-feedback loop to start oscillation.from the review of this circuit, it is observed that circuit has no stable operating point. The DC operating point at logic threshold voltage,input and output voltages are equivalent for all inverters.v th is characteristically unstable in the sense that any disturbance in node voltage would make the circuit to drift away from the DC operating point. Hence, a closed loop cascade connection of any odd number of inverters will show astable conduct i.e. such a circuit will oscillate once anyone of the inverter will deviate off from the unstable operating point,v th. Subsequently, the circuit is called Ring Oscillator.There are mainly two models accessible which can be chosen depending upon the application and complexity of ring oscillator. The single-ended signal ring VCO is easy to implement, DOI: 10.9790/9622-07060696101 96 P a g e

yet when it is incorporated with other applications, the VCO output is influenced by other circuits. Most of the systems utilize differential pair VCO topology. In single-ended ring oscillators,majority of the devices encounters complete switching amongst on and off states. The large signal swing and sharp transitions improve the noise performance. Inspite of such merits, single-ended ring oscillators experience the ill effects of substrate and supply noise. Hence differential pair ring oscillator was utilized due to the accompanying reasons: immunity to common mode noise, 50% duty cycle at output, even number of stages if output feedback is interchanged and improved spectral purity. 2.2 LC Tank VCO The LC-Tank is constructed by an inductor and a capacitor shown as Fig.1 so the resonant frequency is ω = 1 LC, which means at the frequency ω the impedance of the LC-Tank is infinite (the impedance of the inductor isjωl and the capacitor is1 jωc ). If some energy is stored in the tank, it will generate a periodic signal with frequency ω which is the oscillator. The factor Q can be defined as[12]: Energy stored Q = 2π. (1) energy dissipated per cycle This, however, is an ideal circuit; in reality, the inductor and wires all have the parasitic resistors. For the most part, the noise attributes of the LC resonant VCO is superior to its ring counterpart, since the inductor and capacitor possess high quality factor. The resonant tank can efficiently utilize energy for oscillation.for few applications, particularly in communication frameworks, for example, cell phones or wireless sensor, the communication speed and bit error rate (BER) must be kept up. In this manner, they require the LC VCO, in light of the fact that it can give better phase noise. On the other hand, inductor and varactors consumes considerably larger area in contrast with the standard CMOS transistors, the LC VCO must be utilized on certain high cost system. Additionally, with the variety of communication standards including wired and wireless existing in a system, wide frequency band VCOs are required [9-12]. The LC VCO can't deliver wide tunability since the inductors and varactors are not effortlessly tuned. Thus, ring designs and circuit strategies are examined to accomplish better frequency tuning band and comparable phase noise characteristics. III. DESIGN IMPLEMENTATION 3.1 Differential ended Ring Oscillator A control voltage isfed into the VI convertor, thus generating a control current. This control current tunes the current controlled oscillator (CCO) to generate differential clock signals. Finally the buffer stage converts the differential signals to single-ended and square wave clock signal is generated.the proposed model for ring oscillator is clearly depicted in Fig.2. Fig.1(a) Ideal LC Tank (b) Non-Ideal LC Tank For non-ideal LC-Tank, the impedance can be formulated as: Z = s R+L 1+RCs+LCs (2) 2 From Fig.1 the non-ideal LC-Tank is unable to provide stable periodic signal at frequency ω, because the energy in the tank will be devoured by the resistor. Therefore, active circuit must be included in the non-ideal LC-Tank to adjust for the resistive effects. Fig. 2 Schematic of Ring VCO DOI: 10.9790/9622-07060696101 97 P a g e

3.1.1 Bias Circuit Fig. 3 Bias Circuitry In order to get linear voltage to current conversion, the aspect ratio of M1 transistor must be large, for a small V overdrive.a first order relationship between V control and I control has been derived below.v GS of M 1 : V control I control R = V t + V ov = V t + 2I control K W L (3) If W L of M 1 is very large then: V control V t + I control R (4) Fig. 4Delay Cell 3.1.3 Buffer Circuit The waveform of VCO output is nearly sinusoidal waveform with a limited voltage swing. So it must be shaped before applying it to digital circuit.in order to convert VCO output signal to square rail-to-rail switching signal, a buffer stage is added at the end of the VCO delay cell. 3.1.2 Delay Cell By varying I control a current-controlled CSA-based ring oscillator is formed with an output voltage swing. v = V OH V OL = V TH + W L 1 W L 2 W L 1. W L 2 f osc I control NC L V I control N: No. of delay stages in the ring oscillator. C L : Output load capacitance. 2I control K (5) (6) For a fixed I control range, this relationship can be approximated as Quasi-linear relationship.the advantage of the current controlled CSA delay stage is that the ground noise coupled from other circuitry within the chip is rejected by the CSA as a common mode noise because both the input and output are reformed to the same ground.this concept of currentcontrolled CSA delay cell can be used by the differential topology. Fig. 5Buffer Circuit DOI: 10.9790/9622-07060696101 98 P a g e

3.2 LC Tank VCO The proposed model for LC Tank VCO is depicted in Fig.6. Fig. 8Tuning Characteristics of Ring VCO In VCO the output frequency is a function of control voltage. That is the output frequency linearly varies with the control voltage. Fig.8 shows the linear variation of frequency with respect to control voltage. Here as voltage is changing from 0.6 V to 1.0V frequency range is changing from 790MHz to 2GHz. 4.1.3 Phase Noise Variation Fig. 9Phase Noise variation of Ring VCO Fig. 6LC Tank VCO IV. SIMULATION RESULTS 4.1 Simulation Results of Differential ended Ring Oscillator 4.1.1 Transient Characteristics Fig.9 shows variation of phase noise with respect to operating frequency of differential-ended ring VCO. Since 1/f noise is predominant at lower frequency, it also affects phase noise. The rate of degradation in phase noise will be higher at lower frequency and converse at higher frequency as the effect of flicker noise decreases and thermal noise become dominant.the phase noise for this model is - 79.4dB/Hz. 4.1.4 Temperature Sweep Fig. 7Transient Characteristics of Ring VCO Here Fig.7 demonstrates the oscillatory output of the differential ended ring VCO. Its voltage swings from 0V to 1.0V that is equivalent to the biased potential. The shape of the output voltage swing is square due to buffer stage. 4.1.2 Tuning Characteristics Fig. 10Temperature Sweep of Ring VCO Fig.10 shows dependence of oscillatory frequency on the temperature where frequency varies linearly with the variation of temperature from -40 to 125. 4.1.5 C load Variation Fig. 11C load Variation of Ring VCO DOI: 10.9790/9622-07060696101 99 P a g e

Fig.11 shows the effect on tuning frequency with respect to control voltage as the output capacitive load varies from 1fF to 120fF. 4.2Simulation results of LC Tank oscillator 4.2.1 Transient Characteristics The concept of phase noise variation is similar to differential-ended ring VCO. But it possessesbetter noise performance of -89.7dBc/Hz.Table 1 depicts the specification comparison of both the topologies. Table 1Specification Comparison of Ring VCO and LC Tank VCO Fig. 12Transient Characteristics of LC Tank VCO Fig.12 represents the transient characteristic of LC tank VCO. The output waveform is sinusoidal as no buffer stage has been applied and acceptable voltage swing is from 0V to 1V. 4.2.2 Tuning Characteristics Fig.13 represents the tuning characteristics of LC tank VCO. The tuning frequency is the function of control voltage. LC tank circuit does not supports linear characteristic for the control voltage lower than the 0.7V. Fig. 13Tuning Characteristics of LC Tank VCO 4.2.3 Phase Noise Variation Fig. 14Phase Noise variation of LC Tank VCO V. CONCLUSION In this paper, the design and analysis of a wide tuning range, low phase noise CMOS voltagecontrolled ring oscillator has been presented. A differential-pair voltage controlled ring oscillators (VCRO) was realized because of its inherent advantages over the single-ended structures. The proposed designemploys the basic concepts VCO which comprises of a voltage to current convertor (V- I) and current controlled oscillator (CCO).The delay cell comprised ofdifferential current controlled current steering amplifier (CSA). An additional buffer stage is used in order to get the rail-to-rail swing at the output.further a LC-Tank VCO is simulated and is compared with the differential-pair voltage controlled ring oscillators. The LC-Tank possess better phase noise performance while differential-pair voltage controlled ring oscillators possess wider tuning range as compared to their counterpart.as a result, Phase locked loop requiring wide tuning range generally use ring VCO and inductor and capacitor (LC) tank VCO topology is used for frequency translation in mobile phones for its relatively high oscillation frequency and low phase noise. REFERENCES [1] J. N. Burghartz, Silicon RF Technology The Two Generic Approaches, Proc.ESSDERC, pp.143-153, 1998. [2] Abidi, Phase Noise and Jitter in CMOS Ring Oscillators, IEEE J Solid-State Circuits, Vol. 41, No. 8, Aug 2006. [3] Y. Kao and M.Hsu, Theoretical Analysis of Low Phase Noise Design of CMOS DOI: 10.9790/9622-07060696101 100 P a g e

VCO,IEEE Microwave and Wireless Components Letters, Vol.15, No.1, Jan2005. [4] P. Larsson, Measurement and Analysis of PLL jitter Caused by Digital Switching Noise, IEEE J. Solid State Circuits, Vol. 36, No.7, Jul 2001. [5] B. Razavi, A 2-GHz 1.6-mW Phase-Locked Loop, IEEE J. Solid-State Circuits, Vol. 32, No. 5, May 1997. [6] T. Nian et al., A 1-V CMOS VCO for 60- GHz Applications, Proc. IEEE Asia-Pacific Microwave Conference (APMC), 2005. [7] P. Larsson, A2-1600-MHz CMOS Clock Recovery PLL with Low V dd Capability, IEEE J. Solid-State Circuit, Vol. 34, No.12, Dec 1999. [8] B. Razavi and J.J. Sung, A 6 GHz 60mW BiCMOS Phase-Locked Loop, IEEE JSolid- State Circuits,Vo1.29, no.12, pp.1560-1565, Dec 1994. [9] S.K. Enam and A. Abidi, A Gigahertz Voltage Controlled Ring Oscillator, Electron. Letters,Vol 22, pp.677-679, Jun 1986. [10] Yalcin Alper Eken, A 5.9GHZ Voltage Controlled Ring Oscillator in 0.18um CMOS, IEEE Journal of Solid State Circuits, Vol.39; No.1, Jan 2004. [11] William Shing Tak Yan and Howard cam Luwng, A 900MHZ CMOS Low Phase Noise Voltage Controlled Ring Oscillator, IEEE transactions on Circuit and System-ii, Analog and Digital Signal Processing, Vol. 48, No.2, Feb 2009. [12] Hajimiri and T. H. Lee, Design issues in CMOS differential LC oscillators, IEEE Journal of Solid State Circuits, 34(5), May 1999. DOI: 10.9790/9622-07060696101 101 P a g e