A 82.5% Power Efficiency at 1.2 mw Buck Converter with Sleep Control
|
|
- Christopher Chase
- 6 years ago
- Views:
Transcription
1 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.6, DECEMBER, 2016 ISSN(Print) ISSN(Online) A 82.5% Power Efficiency at 1.2 mw Buck Converter with Sleep Control Chung Hwan Son and Sangjin Byun Abstract This paper presents a DC-DC buck converter which uses a sleep control to improve the power efficiency in a few mw light load condition. The sleep control turns off analog controller building blocks to reduce the static power losses during the offduty period of pulse width modulation. For verification, a buck converter has been implemented in a 0.18 mm CMOS process. The power efficiency has been improved from 76.7% to 82.5% with a 1.2 mw load. The maximum power efficiency is 95% with a 9 mw load. Index Terms Buck converter, sleep control, current sensor, CMOS integrated circuits I. INTRODUCTION Depending on the system applications, buck converters are required to operate in various load conditions from mw to W [1-6]. When a buck converter should supply only a few mw power to a low power system, the static power loss becomes relatively important while the percentage of the conduction loss and the switching loss is decreased in the total power loss [4, 7]. In this paper, we propose a sleep control function for a light load buck converter to improve the power efficiency by reducing the static power loss during the off-duty period of pulsewidth modulation (PWM). This paper is organized as follows. Section II explains the architecture and the operation of the buck converter. In Section III, the circuits of the implemented building blocks are described. Measurement results and conclusions are given in Section IV. II. ARCHITECTURE Fig. 1 shows the architecture of the implemented buck converter with the proposed sleep control function. This buck converter consists of an oscillator, an error amplifier, a comparator, a PWM controller, a dead time buffer, two PMOS/NMOS power transistors, an over current protector and a loop compensator. With the proposed sleep control, some of the analog building blocks are turned off periodically by the PWM signal to minimize the static power losses while not affecting the operation of the buck converter. In this buck converter, the error amplifier, the comparator and the current sensor have been designed to be turned on and off according to the PWM signal. However, the oscillator cannot be turned off at any time because it has to generate V CLK to synchronize the buck converter. In [8, 9], the sleep control has been also proposed to enhance the power efficiency of a buck converter in a Manuscript received May. 8, 2016; accepted Aug. 11, 2016 Div. of Electronics and Electrical Engineering, Dongguk University, Seoul, Korea sjbyun@dongguk.edu Fig. 1. System architecture of the buck converter with sleep control.
2 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.6, DECEMBER, Fig. 2. Sleep control timing diagram. light load condition. But the sleep control was applied to only the comparator. The reason why the sleep control has not been applied to the error amplifier is that the error amplifier has generally a large loop compensation filter at the output so that it cannot be turned on and off periodically. However, in this paper, we have located the loop compensation block at the input of the error amplifier such that we can also turn off the error amplifier periodically during the off-duty period. Fig. 2 shows the timing diagram to explain how the sleep control can reduce the static power loss and does not affect the operation of the buck converter at all. First, the PWM signal, V PWM, is set high by the clock signal, V CLK, which is generated from the oscillator. V PWM activates the error amplifier, the comparator and the current sensor to start their operations. Then, the output of the error amplifier, V ERROR, is compared with the ramp signal, V RAMP, in the comparator. If the increasing V RAMP becomes larger than V ERROR, V PWM is set low as shown in Fig. 2. Because the task of both the error amplifier and the comparator is only to indicate the exact timing when V PWM should go to low, they don t need to operate and can be powered off during the off-duty period. Thus, if the duty ratio is D%, the static power losses of the analog building blocks with the sleep control can be reduced by (100-D)%. Specifically, the power losses of the error amplifier and the comparator have been reduced from 62.9 mw to 12.6 mw and from 83.3 mw to 16.7 mw, respectively, when the duty ratio is 20%. Fig. 3. Error amplifier, Comparator. III. BUILDING BLOCKS Fig. 3 shows the circuits of the error amplifier and the comparator. V ON/OFF is the inverted signal of V PWM. Because V PWM should drive the dead time buffer, V ON/OFF has been used instead of V PWM to reduce the loading effect of V PWM. In Fig. 3, V ON/OFF can turn on and off the error amplifier and the comparator by switching the transistors M 1 and M 6, respectively. The simulated switching times from sleep to activation are both less than 1.5 nsec for the error amplifier and the comparator. Additionally, in Fig. 3, V ON/OFF pulls up V Z by using the additional transistor, M 12, when V ON/OFF is high. By doing so, the comparator output, V COMP, can always go to low even when the internal node at V Z becomes high impedance when V ON/OFF =1. The current sensor operates also based on the sleep control. Fig. 4 and shows the conventional and proposed current sensors which detect the current flowing through the PMOS power transistor, M P of Fig. 1. Because the inductor current, I L, increases only when M P flows the current, the current sensor just needs to detect the current flowing through M P while V PWM is high. Contrary to that the conventional current sensor still dissipates the static power even when it does not sense
3 844 CHUNG HWAN SON et al : A 82.5% POWER EFFICIENCY AT 1.2 MW BUCK CONVERTER WITH SLEEP CONTROL Fig. 5. Measured waveforms of V IN, V OUT, and V X, I L. Fig. 4. Conventional, Proposed current sensors. during the off-duty period [10-12], the proposed current sensor operates and dissipates the static power only when V PWM is high. In Fig. 4, M 13, M 17 and M 18 are the CMOS switches that are controlled by V P which is the driving signal of the PMOS power transistor, M P, and is logically equivalent to V ON/OFF. If V P =1, M 17 and M 18 are turned off and M 13 is turned on. Then, the gate voltage of M 15 is pulled up to V IN by M 13 such that the current sensor does not dissipate the static power at all. However, if V P =0, only M 13 is turned off and all the other transistors of the current sensor are turned on. Then, an almost constant current flows through M 16 and R 1 because the variation of V X is very small compared to V IN. V Y can follow V X because V Y =V X -V GS16 +V GS15. That is, the current flowing through M 14, M 15 and R 2 increases as V X decreases. Now, M 14 can copy the scaled current of the PMOS power transistor, M P, accurately because V Y =V X if the current flowing through M 14, M 15 and R 2 increases and becomes equal to the current flowing through M 16 and R 1 and if we design M 15 and M 16, and R 1 and R 2 match to each other, respectively. The sensing threshold is determined by the W/L ratio of M 14 to M P and the value of R 2. IV. MEASURED RESULTS AND CONCLUSION The proposed buck converter with the sleep control function has been implemented in a 0.18 mm CMOS process. The die area is 0.38 mm 2 including I/O pads. The input voltage range is 2.5V~4.5V, the output voltage range is 0.6 V~1.8 V and the output current range is 2 ma~40 ma. The measured switching frequency is 1.2 MHz and the off-chip inductor and capacitor values are 100 mh and 1 mf, respectively. Fig. 5 shows the measured input voltage, output voltage, inductor current and V X. To measure the small inductor current, I L, the conducting wire was wound 5 turns to enhance the sensitivity of the current probe. Fig. 5 shows that the operation of the buck converter is not affected at all by the sleep control function. By using the sleep control, the power efficiency has been improved from 76.7% to 82.5% with a 1.2 mw load as shown in Fig. 6. However, the power efficiency is less improved at a higher load condition as shown in Fig. 6 because the percentage of the conduction loss and the switching loss
4 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.6, DECEMBER, improve the power efficiency of the buck converter. By turning off the error amplifier, the comparator and the current sensor during the off-duty period, the power efficiency of the implemented buck converter has been improved from 76.7% to 82.5% with a 1.2 mw load. ACKNOWLEDGMENTS This work was supported by Basic Science Research Program through the National Research Foundation of Korea funded by the Ministry of Education, Science and Technology (NRF-2012R1A1A ). Fig. 6. Power efficiency versus output current. REFERENCES [1] [2] Fig. 7. Measured load transient response. [3] [4] Fig. 8. Chip micrograph. increases in the total power loss as the output load current increases. The maximum power efficiency is 95% with a 9 mw load. Fig. 7 shows the load transient response when the load current changes between 4 ma and 40 ma. The measured load regulation is 0.22 mv/ma. Fig. 8 shows the chip micrograph. In conclusion, the sleep control has been proposed to [5] [6] J. Wang, J. Xu, G. Zhou and B. Bao, Pulse-TrainControlled CCM Buck Converter With Small ESR Output-Capacitor Industrial Electronics, IEEE Transactions on, Vol.60, No.12, pp , Dec., E. N. Y. Ho and P. K. T. Mok, Design of PWM Ramp Signal in Voltage-Mode CCM Random Switching Frequency Buck Converter for Conductive EMI Reduction, Circuits and Systems I, IEEE Transactions on, Vol.60, No.2, pp , Feb., P. Y. Wu, S. Y. S. Tsui and P. K. T. Mok, Areaand Power-Efficient Monolithic Buck Converters With Pseudo-Type III Compensation, Solid-State Circuits, IEEE Journal of, Vol.45, No.8, pp , Aug., M. K. Alghamdi and A. A. Hamoui, A SpuriousFree Switching Buck Converter Achieving Enhanced Light-Load Efficiency by Using a ΔΣModulator Controller With a Scalable Sampling Frequency, Solid-State Circuits, IEEE Journal of, vol. 47, no. 4, pp , Apr., S. Cliquennois, A. Donida, P. Malcovati, A. Baschirotto, and A. Nagari, A 65-nm, 1-A Buck Converter With Multi-Function SAR-ADC-Based CCM/PSK Digital Control Loop, Solid-State Circuits, IEEE Journal of, vol. 47, no. 7, pp , Jul., G. Zhou, S. He, X. Zhang, and S. Zhong, Critical output-capacitor ESR for stability of V2 controlled buck converter in CCM and DCM, Electronics
5 846 CHUNG HWAN SON et al : A 82.5% POWER EFFICIENCY AT 1.2 MW BUCK CONVERTER WITH SLEEP CONTROL Letters, vol. 50, no. 12, pp , Jun., [7] R. Nowakowski and N. Tang, Efficiency of synchronous versus nonsynchronous buck converters, Analog Applications Journal, 4Q, ti.com/lit/an/slyt358/slyt358.pdf [8] S. Bandyopadhyay, Y. K. Ramadass and A. P. Chandrakasan, 20 μa to 100 ma DC-DC Converter With V Battery Supply for Portable Applications in 45 nm CMOS, Solid- State Circuits, IEEE Journal of, vol. 46, no. 12, pp , Dec., [9] K. Kwan and P. Kim, Converter with crossover frequency responsive to switching frequency, U. S. Patent B2, Jul., [10] Y.-H. Lee, Y.-Y. Yang, S.-J. Wang, K.-H. Chen, Y.-H. Lin, Y.-K. Chen and C.-C. Huang, Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters With 91% Peak Efficiency, Solid-State Circuits, IEEE Journal of, vol. 46, no. 4, pp , Apr., [11] C.-W. Chen and A. Fayed, A Low-Power Dual- Frequency SIMO Buck Converter Topology With Fully-Integrated Outputs and Fast Dynamic Operation in 45 nm CMOS, Solid-State Circuits, IEEE Journal of, vol. 50, no. 9, pp , Sep., [12] C. Huang and P. K. T. Mok, An 84.7% Efficiency 100-MHz Package Bondwire-Based Fully Integrated Buck Converter With Precise DCM Operation and Enhanced Light-Load Efficiency, Solid-State Circuits, IEEE Journal of, vol. 48, no. 11, pp , Nov., Chung Hwan Son was born in Seoul, Korea, on He received the B.S. degree and M.S. degree in the Department of Electronic Engineering from Dongguk University, Korea, in 2009 and 2011, respectively. He is currently working toward the Ph.D. degree in the Division of Electronic and Electrical Engineering from Dongguk University, Korea. His interests include power management circuits, analog and mixed-signal integrated circuits. Sangjin Byun was born in Seoul, Korea, in January, He received B.S., M.S., and Ph.D. degrees in electrical engineering from Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 1997, 1999 and 2004, respectively. From 2001 to 2004, he was with Berkana Wireless (which was merged by Qualcomm), Seoul, Korea, and from 2004 to 2008, he was with Electronics and Telecommunications Research Institute (ETRI), Daejeon, Korea. In 2008, he joined Division of Electronics and Electrical Engineering, Dongguk University, Seoul, Korea, where he is currently an Associate Professor. His research interests include theoretical analysis and circuit technique for analog integrated circuits.
A 4b/cycle Flash-assisted SAR ADC with Comparator Speed-boosting Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.2, APRIL, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.2.281 ISSN(Online) 2233-4866 A 4b/cycle Flash-assisted SAR ADC with
More informationDesign of Dual Mode DC-DC Buck Converter Using Segmented Output Stage
Design of Dual Mode DC-DC Buck Converter Using Segmented Output Stage Bo-Kyeong Kim, Young-Ho Shin, Jin-Won Kim, and Ho-Yong Choi a Department of Semiconductor Engineering, Chungbuk National University
More informationSimple odd number frequency divider with 50% duty cycle
Simple odd number frequency divider with 50% duty cycle Sangjin Byun 1a), Chung Hwan Son 1, and Jae Joon Kim 2 1 Div. Electronics and Electrical Engineering, Dongguk University - Seoul 26 Pil-dong 3-ga,
More informationA Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation
WA 17.6: A Variable-Frequency Parallel I/O Interface with Adaptive Power Supply Regulation Gu-Yeon Wei, Jaeha Kim, Dean Liu, Stefanos Sidiropoulos 1, Mark Horowitz 1 Computer Systems Laboratory, Stanford
More informationISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7
ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders
More informationTHE GROWTH of the portable electronics industry has
IEEE POWER ELECTRONICS LETTERS 1 A Constant-Frequency Method for Improving Light-Load Efficiency in Synchronous Buck Converters Michael D. Mulligan, Bill Broach, and Thomas H. Lee Abstract The low-voltage
More informationA Comparative Study of Dynamic Latch Comparator
A Comparative Study of Dynamic Latch Comparator Sandeep K. Arya, Neelkamal Department of Electronics & Communication Engineering Guru Jambheshwar University of Science & Technology, Hisar, India (125001)
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationBootstrapped ring oscillator with feedforward inputs for ultra-low-voltage application
This article has been accepted and published on J-STAGE in advance of copyediting. Content is final as presented. IEICE Electronics Express, Vol.* No.*,*-* Bootstrapped ring oscillator with feedforward
More informationA Multiphase Buck Converter With a Rotating Phase-Shedding Scheme For Efficient Light-Load Control
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 49, NO. 11, NOVEMBER 2014 2673 A Multiphase Buck Converter With a Rotating Phase-Shedding Scheme For Efficient Light-Load Control Youngkook Ahn, Inho Jeon, and
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationLow Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.1, FEBRUARY, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.1.042 ISSN(Online) 2233-4866 Low Phase Noise Series-coupled VCO
More informationGENERALLY speaking, to decrease the size and weight of
532 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 24, NO. 2, FEBRUARY 2009 A Low-Consumption Regulated Gate Driver for Power MOSFET Ren-Huei Tzeng, Student Member, IEEE, and Chern-Lin Chen, Senior Member,
More informationA 10-Gb/s Multiphase Clock and Data Recovery Circuit with a Rotational Bang-Bang Phase Detector
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.287 ISSN(Online) 2233-4866 A 10-Gb/s Multiphase Clock and Data Recovery
More informationAccurate Sub-1 V CMOS Bandgap Voltage Reference with PSRR of -118 db
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.528 ISSN(Online) 2233-4866 Accurate Sub-1 V CMOS Bandgap Voltage
More informationA 12-bit 100kS/s SAR ADC for Biomedical Applications. Sung-Chan Rho 1 and Shin-Il Lim 2. Seoul, Korea. Abstract
, pp.17-22 http://dx.doi.org/10.14257/ijunesst.2016.9.8.02 A 12-bit 100kS/s SAR ADC for Biomedical Applications Sung-Chan Rho 1 and Shin-Il Lim 2 1 Department of Electronics and Computer Engineering, Seokyeong
More informationPower Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2
Power Efficient Digital LDO Regulator with Transient Response Boost Technique K.K.Sree Janani 1, M.Balasubramani 2 1 PG student, Department of ECE, Vivekanandha College of Engineering for Women. 2 Assistant
More informationA wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology
A wide-range all-digital duty-cycle corrector with output clock phase alignment in 65 nm CMOS technology Ching-Che Chung 1a), Duo Sheng 2, and Sung-En Shen 1 1 Department of Computer Science & Information
More informationTransient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC
Research Manuscript Title Transient Response Boosted D-LDO Regulator Using Starved Inverter Based VTC K.K.Sree Janani, M.Balasubramani P.G. Scholar, VLSI Design, Assistant professor, Department of ECE,
More informationFully Integrated Direct Regulating Rectifier with Resonance Frequency Shift for Wireless Power Receivers
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.5.597 ISSN(Online) 2233-4866 Fully Integrated Direct Regulating Rectifier
More informationDESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP
DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)
More informationI. INTRODUCTION. Index Terms Cross-regulation, single-inductor multi-output (SIMO) DC-DC converter, SoC system.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 44, NO. 4, APRIL 2009 1099 Single-Inductor Multi-Output (SIMO) DC-DC Converters With High Light-Load Efficiency and Minimized Cross-Regulation for Portable Devices
More informationA Low Power Switching Power Supply for Self-Clocked Systems 1. Gu-Yeon Wei and Mark Horowitz
A Low Power Switching Power Supply for Self-Clocked Systems 1 Gu-Yeon Wei and Mark Horowitz Computer Systems Laboratory, Stanford University, CA 94305 Abstract - This paper presents a digital power supply
More informationA Continuous-time Sigma-delta Modulator with Clock Jitter Tolerant Self-resetting Return-to-zero Feedback DAC
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.18, NO.4, AUGUST, 2018 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2018.18.4.468 ISSN(Online) 2233-4866 A Continuous-time Sigma-delta Modulator
More information(SIMO). I. INTRODUCTION
Analysis and Design of Single Inductor Multiple Output Resonant Buck Led Driver, M.E., Student, Sri Eshwar College of Engineering, Kondampatti, Kinathukadavu, Coimbatore - 641202. Assistant Professor/ECE
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationStudent Department of EEE (M.E-PED), 2 Assitant Professor of EEE Selvam College of Technology Namakkal, India
Design and Development of Single Phase Bridgeless Three Stage Interleaved Boost Converter with Fuzzy Logic Control System M.Pradeep kumar 1, M.Ramesh kannan 2 1 Student Department of EEE (M.E-PED), 2 Assitant
More informationLow Power and High Performance Level-up Shifters for Mobile Devices with Multi-V DD
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.5, OCTOBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.5.577 ISSN(Online) 2233-4866 Low and High Performance Level-up Shifters
More informationA Compact Low-Power Shunt Proximity Touch Sensor and Readout for Haptic Function
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.3, JUNE, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.3.380 ISSN(Online) 2233-4866 A Compact Low-Power Shunt Proximity Touch
More informationANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS
ANALOG-TO-DIGITAL CONVERTER FOR INPUT VOLTAGE MEASUREMENTS IN LOW- POWER DIGITALLY CONTROLLED SWITCH-MODE POWER SUPPLY CONVERTERS Aleksandar Radić, S. M. Ahsanuzzaman, Amir Parayandeh, and Aleksandar Prodić
More informationLow Power Design of Successive Approximation Registers
Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design
More informationLiteon Semiconductor Corporation LSP MHZ, 600mA Synchronous Step-Up Converter
FEATURES High Efficiency: Up to 96% 1.2MHz Constant Switching Frequency 3.3V Output Voltage at Iout=100mA from a Single AA Cell; 3.3V Output Voltage at Iout=400mA from two AA cells Low Start-up Voltage:
More informationIEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 25, NO. 7, JULY Ming-Hsin Huang, Yu-Nong Tsai, and Ke-Horng Chen, Senior Member, IEEE
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 25, NO. 7, JULY 2010 1713 Sub-1 V Input Single-Inductor Dual-Output (SIDO) DC DC Converter With Adaptive Load-Tracking Control (ALTC) for Single-Cell-Powered
More information904 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 4, APRIL 2011
904 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 46, NO. 4, APRIL 2011 Interleaving Energy-Conservation Mode (IECM) Control in Single-Inductor Dual-Output (SIDO) Step-Down Converters With 91% Peak Efficiency
More informationA Fast-Transient Wide-Voltage-Range Digital- Controlled Buck Converter with Cycle- Controlled DPWM
A Fast-Transient Wide-Voltage-Range Digital- Controlled Buck Converter with Cycle- Controlled DPWM Abstract: This paper presents a wide-voltage-range, fast-transient all-digital buck converter using a
More informationENERGY saving through efficient equipment is an essential
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 61, NO. 9, SEPTEMBER 2014 4649 Isolated Switch-Mode Current Regulator With Integrated Two Boost LED Drivers Jae-Kuk Kim, Student Member, IEEE, Jae-Bum
More informationSingle-Inductor Multiple-Output Switching Converters With Time-Multiplexing Control in Discontinuous Conduction Mode
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 1, JANUARY 2003 89 Single-Inductor Multiple-Output Switching Converters With Time-Multiplexing Control in Discontinuous Conduction Mode Dongsheng Ma,
More informationWITH the growth of data communication in internet, high
136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan
More informationYoungkook Ahn Inho Jeon Jeongjin Roh
Analog Integr Circ Sig Process (2014) 79:345 354 DOI 10.1007/s10470-014-0269-1 A multiple-output switched-capacitor DC DC converter for individual brightness control of RGB LEDs with time-interleaved control
More informationA 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS
A 1.2V 8 BIT SAR ANALOG TO DIGITAL CONVERTER IN 90NM CMOS Shruti Gatade 1, M. Nagabhushan 2, Manjunath.R 3 1,3 Student, Department of ECE, M S Ramaiah Institute of Technology, Bangalore (India) 2 Assistant
More informationSTT-MRAM Read-circuit with Improved Offset Cancellation
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.3, JUNE, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.3.347 ISSN(Online) 2233-4866 STT-MRAM Read-circuit with Improved Offset
More informationA Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator
More informationA Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, OL.13, NO.5, OCTOBER, 2013 http://dx.doi.org/10.5573/jsts.2013.13.5.459 A Reset-Free Anti-Harmonic Programmable MDLL- Based Frequency Multiplier Geontae
More informationNormally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.2, APRIL, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.2.221 ISSN(Online) 2233-4866 Normally-Off Operation of AlGaN/GaN
More informationADC DC converter has been an indispensable part of many
2706 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 42, NO. 12, DECEMBER 2007 A Single-Inductor Switching DC DC Converter With Five Outputs and Ordered Power-Distributive Control Hanh-Phuc Le, Student Member,
More informationMagnetic Resonant Coupling Based Wireless Power Transfer System with In-Band Communication
http://dx.doi.org/10.5573/jsts.2013.13.6.562 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.13, NO.6, DECEMBER, 2013 Magnetic Resonant Coupling Based Wireless Power Transfer System with In-Band Communication
More informationA 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications
A 4 µa-quiescent-current Dual- Mode Digitally-Controlled Buck Converter IC for Cellular Phone Applications Jinwen Xiao Angel Peterchev Jianhui Zhang Prof. Seth Sanders Power Electronics Group Dept. of
More informationIEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 4, JULY
IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 4, JULY 2008 1649 Open-Loop Control Methods for Interleaved DCM/CCM Boundary Boost PFC Converters Laszlo Huber, Member, IEEE, Brian T. Irving, and Milan
More informationINTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Active Low Pass Filter based Efficient DC-DC Converter K.Raashmil *1, V.Sangeetha 2 *1 PG Student, Department of VLSI Design,
More informationDESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION
DESIGN OF A 500MHZ, 4-BIT LOW POWER ADC FOR UWB APPLICATION SANTOSH KUMAR PATNAIK 1, DR. SWAPNA BANERJEE 2 1,2 E & ECE Department, Indian Institute of Technology, Kharagpur, Kharagpur, India Abstract-This
More informationLinearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier
Linearization Method Using Variable Capacitance in Inter-Stage Matching Networks for CMOS Power Amplifier Jaehyuk Yoon* (corresponding author) School of Electronic Engineering, College of Information Technology,
More informationAn All-digital Delay-locked Loop using a Lock-in Pre-search Algorithm for High-speed DRAMs
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.17, NO.6, DECEMBER, 2017 ISSN(Print) 1598-1657 https://doi.org/10.5573/jsts.2017.17.6.825 ISSN(Online) 2233-4866 An All-digital Delay-locked Loop using
More informationA Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations
A Low Dropout Voltage Regulator with Enhanced Transconductance Error Amplifier and Small Output Voltage Variations Ebrahim Abiri*, Mohammad Reza Salehi**, and Sara Mohammadalinejadi*** Department of Electrical
More informationDesign and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.
Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.
More informationA PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR
A PROCESS AND TEMPERATURE COMPENSATED RING OSCILLATOR Yang-Shyung Shyu * and Jiin-Chuan Wu Dept. of Electronics Engineering, National Chiao-Tung University 1001 Ta-Hsueh Road, Hsin-Chu, 300, Taiwan * E-mail:
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders (sanders@eecs.berkeley.edu) Angel V. Peterchev Jinwen Xiao Jianhui Zhang EECS Department University of California, Berkeley Digital Control
More informationA 400-mA current-mode buck converter with a self-trimming current sensing scheme
Analog Integr Circ Sig Process (2011) 66:163 170 DOI 10.1007/s10470-010-9532-2 A 400-mA current-mode buck converter with a self-trimming current sensing scheme Youngkook Ahn Donghun Heo Hyunseok Nam Jeongjin
More informationSwitching DC-DC Converters with Hybrid Control Schemes
Switching DC-DC Converters with Hybrid Control Schemes 1 Dr.S.Govindarajulu, 2 Saraswati.N.B 1 Professor, Department of ECE., RGMCET, Nandyal, rajulusg09@gmail.com 2 M.Tech(DSCE) Student, Department of
More informationLow-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity
Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.
More informationREDUCING power consumption and enhancing energy
548 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 63, NO. 6, JUNE 2016 A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO Sung-Geun Kim, Jinsoo Rhim, Student Member,
More informationIN RECENT years, low-dropout linear regulators (LDOs) are
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 9, SEPTEMBER 2005 563 Design of Low-Power Analog Drivers Based on Slew-Rate Enhancement Circuits for CMOS Low-Dropout Regulators
More informationIEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 43, NO. 4, APRIL 2008 815 Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications
More informationDigital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads
006 IEEE COMPEL Workshop, Rensselaer Polytechnic Institute, Troy, NY, USA, July 6-9, 006 Digital Pulse-Frequency/Pulse-Amplitude Modulator for Improving Efficiency of SMPS Operating Under Light Loads Nabeel
More informationNegative high voltage DC-DC converter using a New Cross-coupled Structure
Negative high voltage DC-DC converter using a New Cross-coupled Structure Jun Zhao 1, Kyung Ki Kim 2 and Yong-Bin Kim 3 1 Marvell Technology, USA 2 Department of Electronic Engineering, Daegu University,
More informationEVALUATION KIT AVAILABLE 28V, PWM, Step-Up DC-DC Converter PART V IN 3V TO 28V
19-1462; Rev ; 6/99 EVALUATION KIT AVAILABLE 28V, PWM, Step-Up DC-DC Converter General Description The CMOS, PWM, step-up DC-DC converter generates output voltages up to 28V and accepts inputs from +3V
More informationDesign of a low voltage,low drop-out (LDO) voltage cmos regulator
Design of a low,low drop-out (LDO) cmos regulator Chaithra T S Ashwini Abstract- In this paper a low, low drop-out (LDO) regulator design procedure is proposed and implemented using 0.25 micron CMOS process.
More informationA New Soft Recovery PWM Quasi-Resonant Converter With a Folding Snubber Network
456 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 49, NO. 2, APRIL 2002 A New Soft Recovery PWM Quasi-Resonant Converter With a Folding Snubber Network Jin-Kuk Chung, Student Member, IEEE, and Gyu-Hyeong
More informationA Novel Technique to Reduce the Switching Losses in a Synchronous Buck Converter
A Novel Technique to Reduce the Switching Losses in a Synchronous Buck Converter A. K. Panda and Aroul. K Abstract--This paper proposes a zero-voltage transition (ZVT) PWM synchronous buck converter, which
More informationDESIGN OF MODIFY WILSON CURRENT MIRROR CIRCUIT BASED LEVEL SHIFTERS USING STACK TECHNIQUES
DESIGN OF MODIFY WILSON CURRENT MIRROR CIRCUIT BASED LEVEL SHIFTERS USING STACK TECHNIQUES M.Ragulkumar 1, Placement Officer of MikrosunTechnology, Namakkal, ragulragul91@gmail.com 1. Abstract Wide Range
More informationA Novel Latch design for Low Power Applications
A Novel Latch design for Low Power Applications Abhilasha Deptt. of Electronics and Communication Engg., FET-MITS Lakshmangarh, Rajasthan (India) K. G. Sharma Suresh Gyan Vihar University, Jagatpura, Jaipur,
More informationClosed Loop Analysis of Single-Inductor Dual-Output Buck Converters with Mix-Voltage Conversion
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 5, Issue 3 (Mar. - Apr. 2013), PP 29-33 Closed Loop Analysis of Single-Inductor Dual-Output
More informationImplementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS process
Implementation of a Low drop out regulator using a Sub 1 V Band Gap Voltage Reference circuit in Standard 180nm CMOS 1 S.Aparna, 2 Dr. G.V. Mahalakshmi 1 PG Scholar, 2 Professor 1,2 Department of Electronics
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationCMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique
CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique 1 Shailika Sharma, 2 Himani Mittal, 1.2 Electronics & Communication Department, 1,2 JSS Academy of Technical Education,Gr. Noida,
More informationOn the Design of Single- Inductor Multiple- Output DC- DC Buck Converters
M. Belloni, E. Bonizzoni, F. Maloberti: "On the Design of Single-Inductor Multiple-Output DC-DC Buck Converters"; IEEE Int. Symposium on Circuits and Systems, ISCAS 2008, Seattle, 18-21 May 2008, pp. 3049-3052.
More informationPOWER-MANAGEMENT circuits are becoming more important
174 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications
More informationAnalysis and Design of a Bidirectional Isolated buck-boost DC-DC Converter with duel coupled inductors
Analysis and Design of a Bidirectional Isolated buck-boost DC-DC Converter with duel coupled inductors B. Ramu M.Tech (POWER ELECTRONICS) EEE Department Pathfinder engineering college Hanmakonda, Warangal,
More informationA fully autonomous power management interface for frequency upconverting harvesters using load decoupling and inductor sharing
Journal of Physics: Conference Series PAPER OPEN ACCESS A fully autonomous power management interface for frequency upconverting harvesters using load decoupling and inductor sharing To cite this article:
More informationDesign Considerations for VRM Transient Response Based on the Output Impedance
1270 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 18, NO. 6, NOVEMBER 2003 Design Considerations for VRM Transient Response Based on the Output Impedance Kaiwei Yao, Student Member, IEEE, Ming Xu, Member,
More informationHigh Frequency Isolated Series Parallel Resonant Converter
Indian Journal of Science and Technology, Vol 8(15), DOI: 10.17485/ijst/2015/v8i15/52311, July 2015 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 High Frequency Isolated Series Parallel Resonant Converter
More informationStudy of High Speed Buffer Amplifier using Microwind
Study of High Speed Buffer Amplifier using Microwind Amrita Shukla M Tech Scholar NIIST Bhopal, India Puran Gaur HOD, NIIST Bhopal India Braj Bihari Soni Asst. Prof. NIIST Bhopal India ABSTRACT This paper
More informationIN APPLICATIONS where nonisolation, step-down conversion
3664 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 27, NO. 8, AUGUST 2012 Interleaved Buck Converter Having Low Switching Losses and Improved Step-Down Conversion Ratio Il-Oun Lee, Student Member, IEEE,
More information2A, 23V, 380KHz Step-Down Converter
2A, 23V, 380KHz Step-Down Converter General Description The is a buck regulator with a built-in internal power MOSFET. It achieves 2A continuous output current over a wide input supply range with excellent
More informationDIGITAL controllers that can be fully implemented in
500 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 23, NO. 1, JANUARY 2008 Programmable Analog-to-Digital Converter for Low-Power DC DC SMPS Amir Parayandeh, Student Member, IEEE, and Aleksandar Prodić,
More informationRECENTLY, low-voltage and low-power circuit design
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 4, APRIL 2008 319 A Programmable 0.8-V 10-bit 60-MS/s 19.2-mW 0.13-m CMOS ADC Operating Down to 0.5 V Hee-Cheol Choi, Young-Ju
More informationA High-Resolution Dual-Loop Digital DLL
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 216 ISSN(Print) 1598-1657 http://dx.doi.org/1.5573/jsts.216.16.4.52 ISSN(Online) 2233-4866 A High-Resolution Dual-Loop Digital DLL
More informationHybrid Simulation of ±500 kv HVDC Power Transmission Project Based on Advanced Digital Power System Simulator
66 JOURNAL OF ELECTRONIC SCIENCE AND TECHNOLOGY, VOL. 11, NO. 1, MARCH 213 Hybrid Simulation of ±5 kv HVDC Power Transmission Project Based on Advanced Digital Power System Simulator Lei Chen, Kan-Jun
More informationMethodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard
Methodology for testing a regulator in a DC/DC Buck Converter using Bode 100 and SpCard J. M. Molina. Abstract Power Electronic Engineers spend a lot of time designing their controls, nevertheless they
More informationA Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation
2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement
More informationNOWADAYS, multistage amplifiers are growing in demand
1690 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 9, SEPTEMBER 2004 Advances in Active-Feedback Frequency Compensation With Power Optimization and Transient Improvement Hoi
More informationFigure 1 Typical block diagram of a high speed voltage comparator.
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 6, Ver. I (Nov. - Dec. 2016), PP 58-63 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Design of Low Power Efficient
More informationIntegrated DC-DC Converter Design for Improved WCDMA Power Amplifier Efficiency in SiGe BiCMOS Technology
Integrated DC-DC Converter Design for Improved WCDMA Power Amplifier Efficiency in SiGe BiCMOS Technology Drew Guckenberger Cornell Broadband Communications Research Lab 330 Phillips Hall, Cornell University
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationIntegrated, Low Voltage, Dynamically Adaptive Buck-Boost Boost Converter A Top-Down Design Approach
Integrated, Low Voltage, Dynamically Adaptive Buck-Boost Boost Converter A Top-Down Design Approach Georgia Tech Analog Consortium Biranchinath Sahu Advisor: Prof. Gabriel A. Rincón-Mora Analog Integrated
More informationA 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider Chain in 65 nm CMOS Technology
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.1, FEBRUARY, 2014 http://dx.doi.org/10.5573/jsts.2014.14.1.131 A 120 GHz Voltage Controlled Oscillator Integrated with 1/128 Frequency Divider
More informationDepartment of EEE, SCAD College of Engineering and Technology, Tirunelveli, India, #
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY CURRENT BALANCING IN MULTIPHASE CONVERTER BASED ON INTERLEAVING TECHNIQUE USING FUZZY LOGIC C. Dhanalakshmi *, A. Saravanan, R.
More informationVoltage-Mode Buck Regulators
Voltage-Mode Buck Regulators Voltage-Mode Regulator V IN Output Filter Modulator L V OUT C OUT R LOAD R ESR V P Error Amplifier - T V C C - V FB V REF R FB R FB2 Voltage Mode - Advantages and Advantages
More informationA PWM Dual- Output DC/DC Boost Converter in a 0.13μm CMOS Technology for Cellular- Phone Backlight Application
S.K. Hoon, N. Culp, J. Chen, F. Maloberti: "A PWM Dual-Output DC/DC Boost Converter in a 0.13μm CMOS Technology for Cellular-Phone Backlight Application"; Proc. of the 31st European Solid- State Circuits
More informationTHIS paper deals with the generation of multi-phase clocks,
984 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 53, NO. 5, MAY 2006 Phase Averaging and Interpolation Using Resistor Strings or Resistor Rings for Multi-Phase Clock Generation Ju-Ming
More informationACT8310/ A, PWM Step-Down DC/DCs in TDFN GENERAL DESCRIPTION FEATURES APPLICATIONS SYSTEM BLOCK DIAGRAM ACT8311. Rev 4, 08-Feb-2017
1.5A, PWM Step-Down DC/DCs in TDFN FEATURES Multiple Patents Pending Up to 95% High Efficiency Up to 1.5A Guaranteed Output Current (ACT8311) 1.35MHz Constant Frequency Operation Internal Synchronous Rectifier
More information